Skip to content

Issues: SpinalHDL/NaxRiscv

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

47 Open 52 Closed
47 Open 52 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Does NaxRiscv update mtval after trap illegal_inst?
#107 opened May 31, 2024 by zhangkanqi
2
How to customize hardware architecture
#102 opened May 29, 2024 by phillippZZ
2
Non blocking cache
#97 opened May 12, 2024 by SoCSavant
6
about litex and dhrystone
#96 opened Apr 30, 2024 by duanjiulon
9
Error in implementation of SRAW and SRAIW instructions
#95 opened Apr 12, 2024 by Nanotrust
3
L1 cache communication with CPU core
#94 opened Apr 11, 2024 by SoCSavant
Memfilter and interface/Tilelink channel communicating with L2 cache and Memfilter
#93 opened Apr 11, 2024 by SoCSavant
Changing Naxriscv instructions - command
#92 opened Apr 10, 2024 by mdmriscv
1
L1/L2 cache and integration with CPU pipeline
#91 opened Apr 8, 2024 by SoCSavant
2
Read a sram that is changed by other host
#90 opened Apr 8, 2024 by zyn810039594
1
Some guidance on better timing
#89 opened Apr 6, 2024 by tristanitschner
3
The mmu_sv39.elf fail with SocSim
#88 opened Mar 22, 2024 by Bill94l
18
cache_throttling && dirty evicts counting.
#87 opened Mar 11, 2024 by SoCSavant
10
riscv tests with virtual memory enabled fail
#83 opened Feb 23, 2024 by Bill94l
3
how to run a nax_core with a AXI4 interface
#81 opened Feb 23, 2024 by duanjiulon
13
Default branch direction prediction should be TAKEN (currently NOT TAKEN)
#79 opened Jan 30, 2024 by ronan-lashermes
1
[BUG] CSR write verification error in the Verilator wrapper
#78 opened Jan 26, 2024 by Bill94l
5
Drawing the cache architecture
#76 opened Jan 16, 2024 by SoCSavant
1
cache WB (Writeback) counter increment when reading cache line and D refill counter when writing into cache line
#75 opened Jan 12, 2024 by SoCSavant
26
Mark framebuffer as non-cacheable
#74 opened Jan 11, 2024 by egorxe
5
NaxRiscv running custom test cases prompts FAILURE ???
#72 opened Jan 3, 2024 by LMiaoH
9
Request for Guidance: Starting with a Minimal Framework
#71 opened Dec 27, 2023 by skylayer
4
RVLS and testsGen.py
#70 opened Nov 30, 2023 by Bill94l
6
Failing to reproduce the NaxRiscv/Debian setup
#69 opened Nov 15, 2023 by newinnovations
25
json2dts issue
#65 opened Nov 9, 2023 by Renemiess
ProTip! Find all open issues with in progress development work with linked:pr.