Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Additional Updates for Documenter for System Verilog #609

Open
wants to merge 9 commits into
base: dev
Choose a base branch
from

Conversation

joe-belcan
Copy link
Contributor

added handling of `include keyword to pull in HDL to build documentation.

fixed handling of arguments for Tasks and Functions.

made formatting changes for tasks/functions for readability.
should probably be rolled through the instantiations and always blocks in the documentro.

joe-belcan and others added 7 commits April 5, 2024 11:09
added functionality to pull 'include precompiler command into the documentor to build out a more detailed file.
modified the documentor task function to not put all arguments on individual lines.
updated the description formatting for Tasks and Functions
Added green coloring to input, output, inout keywords for functions and tasks.

bug found. if declaration is broken across multiple lines it does NOT like that.
Fixed port list of tasks and functions when broken across multiple lines.
missed semicolons and fixed bug where function or task with no params broke the output.
 into documentor_n_origin

# Conflicts:
#	packages/colibri/src/documenter/documenter.ts
#	packages/colibri/src/documenter/section_creator.ts
@qarlosalberto
Copy link
Contributor

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants