Skip to content
View meiniKi's full-sized avatar

Highlights

  • Pro
Block or Report

Block or report meiniKi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. FazyRV FazyRV Public

    A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.

    SystemVerilog 60 1

  2. FazyRV-ExoTiny FazyRV-ExoTiny Public

    Assembly

  3. tt06-FazyRV-ExoTiny tt06-FazyRV-ExoTiny Public

    SystemVerilog

  4. RV32I_SC_Logisim RV32I_SC_Logisim Public

    A minimalistic single-cycle RISC-V platform for demonstrational and educational purposes in Logisim Evolution.

    Verilog 1

  5. logIP logIP Public

    Logic Analyzer IP Core

    SystemVerilog 5