mihir8181 / VerilogHDL-Codes Public

Notifications You must be signed in to change notification settings
Fork 5
Star 33

Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.

33 stars 5 forks Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 72 Commits
ALU_N-BitALU		ALU_N-BitALU
Asynchronous FIFO		Asynchronous FIFO
Clock_Divide_by9 Using_DFF		Clock_Divide_by9 Using_DFF
Counter+BCD		Counter+BCD
Counter		Counter
FSM_Mealy		FSM_Mealy
FSM_Mealy_Test_Automation_Using_perl		FSM_Mealy_Test_Automation_Using_perl
FSM_Mealy_Using_TASK_for_validation		FSM_Mealy_Using_TASK_for_validation
FSM_Moore		FSM_Moore
FSM_Moore_Test_Automation_Using Perl		FSM_Moore_Test_Automation_Using Perl
FSM_Moore_Using_TASK_for_validation		FSM_Moore_Using_TASK_for_validation
Ripple_Counter_Encoder		Ripple_Counter_Encoder
.DS_Store		.DS_Store
README.md		README.md

Repository files navigation

VerilogHDL-Codes

It includes Synthesizable Verilog Source Codes(DUT), Test-bench and simulation results.

-Clock_Divide_by9

-Ripple_Counter_Encoder

-Asynchronous FIFO

-FSM_Mealy_Using_TASK_for_validation

-FSM_Mealy_Test_Automation_Using_perl

-FSM_Moore_Using_TASK_for_validation

-FSM_Moore_Test_Automation_Using_perl