Skip to content
View npatsiatzis's full-sized avatar
Block or Report

Block or report npatsiatzis

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
npatsiatzis/README.md
  • 👨‍💻 Languages and Tools :
vhdl  systemverilog  ghdl  verilator  uvm  cocotb  vivado  git 

Pinned

  1. 1_wire 1_wire Public

    VHDL

  2. uart uart Public

    VHDL 1

  3. fifo_asynchronous fifo_asynchronous Public

    Python

  4. SpaceInvadersFpgaGame SpaceInvadersFpgaGame Public

    Forked from nikkatsa7/SpaceInvadersFpgaGame

    Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board

    VHDL

  5. cdc_handshake cdc_handshake Public

    Python

  6. serial_flash_controller serial_flash_controller Public

    Python