Issues: openhwgroup/cva6
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[BUG] Cacheable regions PMA attribute not compatible with AXI memory type signal
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2143
opened May 22, 2024 by
abdelhak-chkirid
1 task done
[BUG] Cadence Xcelium dependent checksum verilog_package doesn't match
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2136
opened May 21, 2024 by
yunuseryilmaz18
1 task done
[BUG] Incorrectly set fflags: An underflow exception is triggered when the computed result is an exact subnormal number.
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2129
opened May 18, 2024 by
fly-1011
1 task done
[BUG] Linux boot on Nexys Video CVA6 64-bit configuration
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2116
opened May 15, 2024 by
amiroshni
1 task done
Create riscv-config dependency between RVD and XLEN
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2113
opened May 15, 2024 by
JeanRochCoulon
1 task done
[BUG] Incorrect fflags Set When Using fdiv Instruction to Divide by Infinity
notCV32A65X
It is not an CV32A65X issue
PARAM:FPU
Issue depends on the FPU parameter
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2111
opened May 15, 2024 by
fly-1011
1 task done
How to Include apb_uart
notCV32A65X
It is not an CV32A65X issue
#2099
opened May 3, 2024 by
dvusingh
[TASK] support only direct mode for trap (enable by configuration)
Component:RTL
For issues in the RTL (e.g. for files in the rtl directory)
CV32A65X
Part: Embedded configuration
Type:Task
Project related task
#2088
opened Apr 30, 2024 by
ASintzoff
1 task done
[BUG] <Test timeout when randomizing delay between AXI Write Address and Write Data>
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2075
opened Apr 25, 2024 by
AEzzejjari
1 task done
Purpose of AXI_BUS, axi_master_connect dependency with axi_switch_vif in uvm_testbench
#2071
opened Apr 23, 2024 by
dvusingh
[BUG] Failure to Trigger NX Exception Under Specific Microarchitectural Conditions
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2062
opened Apr 20, 2024 by
youzi27
1 task done
[BUG] Incorrect Result from 'fdiv' Operation Leading to Negative Infinity Instead of Smallest Negative Number
notCV32A65X
It is not an CV32A65X issue
PARAM:FPU
Issue depends on the FPU parameter
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2060
opened Apr 20, 2024 by
youzi27
1 task done
[BUG] Incorrect Accumulation of ‘OF’ Flag in fflags After Executing fsqrt.d on Infinity
notCV32A65X
It is not an CV32A65X issue
PARAM:FPU
Issue depends on the FPU parameter
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2058
opened Apr 18, 2024 by
youzi27
1 task done
[BUG] Unexpected Rounding Behavior During fsqrt.d Execution
notCV32A65X
It is not an CV32A65X issue
PARAM:FPU
Issue depends on the FPU parameter
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2057
opened Apr 18, 2024 by
youzi27
1 task done
[BUG] External supervisor mode interrupt
CV32A60AX
Part: Application configuration (former "step1")
CV32A65X
Part: Embedded configuration
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2056
opened Apr 18, 2024 by
AyoubJalali
1 task done
[BUG] Allowing illegal access to addresses outside the PMP range and memory boundaries.
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2055
opened Apr 18, 2024 by
youzi27
1 task done
[BUG] riscv-arch-tests no longer executed in CI
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2050
opened Apr 17, 2024 by
niwis
1 task done
what the flag of the RV_test pass or failed with spike
#2049
opened Apr 17, 2024 by
xusq123
1 task done
Use only cva6_cfg parametrization structure
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2027
opened Apr 10, 2024 by
JeanRochCoulon
1 task done
[BUG] uvme_exception_covg and uvme_illegal_instr_covg not compliant LRM
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2026
opened Apr 10, 2024 by
CoralieAllioux
1 task done
[BUG] PMPCFG WARL behavior
Component:SpikeTandem
Issue that impacts Spike Tandem operation
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2024
opened Apr 9, 2024 by
AyoubJalali
1 task done
[BUG] AXI bus trouble with write-back cache
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2006
opened Apr 5, 2024 by
nlthales
1 task done
[Possible Issue] Instruction retire counters are incremented and updated simultaneously
CV32A65X
Part: Embedded configuration
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#1997
opened Apr 2, 2024 by
salaheddinhetalani
1 task done
Fence of I/O implies memory menvcfg field FIOM unintentional update
notCV32A65X
It is not an CV32A65X issue
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#1989
opened Apr 1, 2024 by
salaheddinhetalani
1 task done
Additional alignment constraints of the vector base address are not honored in vectored mode
Type:Bug
For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#1987
opened Apr 1, 2024 by
salaheddinhetalani
1 task done
Previous Next
ProTip!
Type g i on any issue or pull request to go back to the issue listing page.