Skip to content
#

vhdl-verilog

Here is 1 public repository matching this topic...

透過數位邏輯結合VHDL與Verilog的過程,作為從基礎數位邏輯到計算機系統結構,並實作出一顆CPU的教學書籍,希望未來可以成為教學範例檔案。目前將開發轉移到GitLab,因為可以呈現數學與MUL圖。

  • Updated Oct 25, 2023
  • Verilog

Improve this page

Add a description, image, and links to the vhdl-verilog topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the vhdl-verilog topic, visit your repo's landing page and select "manage topics."

Learn more