vlsi
Here are 253 public repositories matching this topic...
Top-level repository for the ACT EDA flow
-
Updated
May 31, 2024 - Shell
ACT hardware description language and core tools.
-
Updated
May 31, 2024 - C++
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
Updated
May 28, 2024 - Python
Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
-
Updated
May 27, 2024 - C++
phoeniX RISC-V Processor
-
Updated
May 23, 2024 - Verilog
Deep learning toolkit-enabled VLSI placement
-
Updated
May 20, 2024 - C++
A collection of Schematics, PCBs and VLSI work on various platforms
-
Updated
May 17, 2024 - SystemVerilog
A browser-based SPICE circuit simulator
-
Updated
May 15, 2024 - TypeScript
Requirements for VLSI front-end Engineer
-
Updated
May 15, 2024
Online viewer of Xschem schematic files
-
Updated
May 10, 2024 - JavaScript
GDSII file format parser for JavaScript
-
Updated
May 8, 2024 - TypeScript
In this project, I conducted an in-depth comparative analysis of various adder architectures to assess their performance in terms of delay and power consumption.
-
Updated
May 8, 2024
Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
-
Updated
Apr 30, 2024 - C++
Standard Cell Library based Memory Compiler using FF/Latch cells
-
Updated
Apr 29, 2024 - Verilog
Improve this page
Add a description, image, and links to the vlsi topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vlsi topic, visit your repo's landing page and select "manage topics."