Skip to content
View harshbhosale01's full-sized avatar
🎯
Focusing
🎯
Focusing
Block or Report

Block or report harshbhosale01

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
harshbhosale01/README.md

Hello, I'm Harsh. A Tech Enthusiast!


About me

  • 💼 I’m currently pursuing a bachelor's in Electronics engineering at VJTI, Mumbai.

  • 📈 My interest lies in FPGA, Digital Design and Verification domain.

  • 💻 I have worked on Image Processing in HDL related projects and currently exploring Digital Verification.

  • 💬 Ask me about anything here

Python C++ Git React

Harsh's github stats

Top Repositories



Pinned

  1. image-processing-fpga image-processing-fpga Public

    Image processing on FPGA using verilog

    Verilog 18 1

  2. HDLBits HDLBits Public

    In this repository, I will be adding my solutions to HDLBits practice problems

    Verilog 2