Skip to content

POSTECH 2023 Spring [CSED273] Digital System Design Final Project

Notifications You must be signed in to change notification settings

Aplace0927/CSED273-Digital-System-Design-Final

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

17 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

CSED273 Final Project

Implementing CORDIC Algorithm to calculate sine and cosine


Progress

  • Implement basic operations ( <<, x10, +(-), &)

  • Implement testbench for basic operations

  • Implement CORDIC algorithm to cordic.v file

  • Implement testbench of CORDIC algorithm

  • FPGA test

  • Apply sequential logics (@ least 6 states)

Others

  • (Jun 01) Multiplication algorithm debugged.

  • (Jun 02) FPGA board test done.

    • with TA's reference code for constraints.
  • (Jun 10) FPGA Test w/ Sequential logic done.

    • Now we can watch each steps of CORDIC algorithm (as a state).

Todo

  • Debug Multiplier as 32bit multipliers with given format :
    • Issue Fixed: Addition carry propagate direction.

About

POSTECH 2023 Spring [CSED273] Digital System Design Final Project

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published