Skip to content
View RDSik's full-sized avatar
🌵
🌵
2 followers · 19 following
  • St.Petersburg Polytechnic University
  • Saint Petersburg, Russia

Achievements

Achievement: Quickdraw
BetaSend feedback

Achievements

Achievement: Quickdraw
BetaSend feedback
Block or Report

Block or report RDSik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. FPGA_transceiver FPGA_transceiver Public

    Verilog 1

  2. Digital_Design_Lab_Manual Digital_Design_Lab_Manual Public

    Verilog

  3. FPGA_useful_list FPGA_useful_list Public

  4. i2c_master i2c_master Public

    Verilog