remove some couts, shut up the debug couts and remove fro GIT the two…

… root files committed mistakenly before
cms-sw · Mar 1, 2017 · 9686c98 · 9686c98
1 parent 3030901
commit 9686c98
Show file tree

Hide file tree

Showing 5 changed files with 5 additions and 17 deletions.
diff --git a/SimCalorimetry/EcalEBTrigPrimAlgos/src/EcalFenixTcpFormat.cc b/SimCalorimetry/EcalEBTrigPrimAlgos/src/EcalFenixTcpFormat.cc
@@ -29,28 +29,18 @@ void EcalFenixTcpFormat::process(std::vector<int> &Etin, std::vector<int> &Etout
   int myEt;
   int eTTotShift=2;
 
-  std::cout << " FenixTcpFormatter Etin size() " << Etin.size() << std::endl;
+  //  std::cout << " FenixTcpFormatter Etin size() " << Etin.size() << std::endl;
   for (unsigned int i=0; i<Etin.size();++i) {
     // bug fix 091009:
     myEt=Etin[i]; 
-    std::cout << " Et " << myEt << std::endl;
+    //std::cout << " Et " << myEt << std::endl;
     if (myEt>0xfff) 
       myEt=0xfff ;
 
     myEt >>= eTTotShift ;
-    std::cout << " after myEt>>= eTTotShift " << myEt << std::endl;      
+    //std::cout << " after myEt>>= eTTotShift " << myEt << std::endl;      
     if (myEt>0x3ff) myEt=0x3ff ;
 
-    /*
-    int lut_out;
-    if (*badTTStatus_!=0){
-      lut_out = 0;
-    }
-    else
-      lut_out = (lut_)[myEt] ;
-    */    
-
-    //    int ttFlag = (lut_out & 0x700) >> 8 ;
 
     //myEt = lut_out & 0xff ; 
     // the lut is foreseen for 8 bits. Useless to use it here

diff --git a/SimCalorimetry/EcalEBTrigPrimProducers/test/EBTP_PhaseII_TESTDF_uncompEt_spikeflag.root b/SimCalorimetry/EcalEBTrigPrimProducers/test/EBTP_PhaseII_TESTDF_uncompEt_spikeflag.root
diff --git a/SimCalorimetry/EcalEBTrigPrimProducers/test/checkTP_cfg.py b/SimCalorimetry/EcalEBTrigPrimProducers/test/checkTP_cfg.py
@@ -25,7 +25,6 @@
                                     barrelEcalDigis = cms.InputTag("simEcalDigis","ebDigis"),
                                     AnalyzeRecHits = cms.bool(True),
                                     Debug = cms.bool(False),
-#                                    inputTP = cms.InputTag("EcalEBTrigPrimProducer")
                                     inputTP = cms.InputTag("simEcalEBTriggerPrimitiveDigis")
 
 )

diff --git a/SimCalorimetry/EcalEBTrigPrimProducers/test/histos.root b/SimCalorimetry/EcalEBTrigPrimProducers/test/histos.root
diff --git a/SimCalorimetry/EcalEBTrigPrimProducers/test/test_EBTrigPrim_cfg.py b/SimCalorimetry/EcalEBTrigPrimProducers/test/test_EBTrigPrim_cfg.py
@@ -124,23 +124,22 @@
 
 
 process.simEcalEBTriggerPrimitiveDigis = cms.EDProducer("EcalEBTrigPrimProducer",
-#process.EcalEBTrigPrimProducer = cms.EDProducer("EcalEBTrigPrimProducer",
     BarrelOnly = cms.bool(True),
 #    barrelEcalDigis = cms.InputTag("simEcalUnsuppressedDigis","","HLT"),
 #    barrelEcalDigis = cms.InputTag("simEcalUnsuppressedDigis","ebDigis"),
     barrelEcalDigis = cms.InputTag("simEcalDigis","ebDigis"),
 #    barrelEcalDigis = cms.InputTag("selectDigi","selectedEcalEBDigiCollection"),
     binOfMaximum = cms.int32(6), ## optional from release 200 on, from 1-10
     TcpOutput = cms.bool(False),
-    Debug = cms.bool(True),
+    Debug = cms.bool(False),
     Famos = cms.bool(False),
     nOfSamples = cms.int32(1)
 )
 
 
 
 
-#process.pNancy = cms.Path( process.EcalEBTrigPrimProducer )
+
 process.pNancy = cms.Path( process.simEcalEBTriggerPrimitiveDigis )