Skip to content
View hutch31's full-sized avatar
Block or Report

Block or report hutch31

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. tv80 tv80 Public

    TV80 Z80-compatible microprocessor

    Verilog 37 7

  2. sdlib sdlib Public

    srdy-drdy library

    Verilog 9 4

  3. Balsa-AES-Core Balsa-AES-Core Public

    Asynchronous AES core written using the Balsa hardware description language

    Verilog 7 1

  4. vpi_pcap_dump vpi_pcap_dump Public

    Dump packets from Verilog to a pcap file using VPI calls from simulator

    C 7

  5. dclib dclib Public

    Decoupled library, a group of useful components implementing the DecoupledIO interface from Chisel3

    Scala 2

  6. MACsec-Test-Vectors MACsec-Test-Vectors Public

    1