Skip to content
View jaspreetsingh009's full-sized avatar
  • Exicom Tele-Systems Ltd.
  • India
Block or Report

Block or report jaspreetsingh009

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. webui_msp430 webui_msp430 Public

    A web based user interface for TI's MSP430FR5739 launchpad

    HTML 22 4

  2. ADC_LCD_FPGA ADC_LCD_FPGA Public

    ADC & LCD Interfacing using Verilog & VHDL

    VHDL 10 4

  3. Digital-Phase-Locked-Loop-PLL Digital-Phase-Locked-Loop-PLL Public

    Single Phase Digital PLL design using TI's Delfino Launchpad

    C 22 7

  4. nRF24L01-Web-Data-Logger nRF24L01-Web-Data-Logger Public

    MSP430 and Nordic nRF24L01+ based web data logger

    JavaScript 4 1

  5. ADC_UART ADC_UART Public

    Interfacing ADC128S022, 8-Channel, 12-bit A/D Converter and implementing UART with FPGA

    VHDL 2 2

  6. FPGA_PWM_CONTROL_DESIGN FPGA_PWM_CONTROL_DESIGN Public

    PWM Control Loop design for Synchronous Boost Converter using FPGA

    VHDL 1 1