Skip to content

lochsh/riscy-boi

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

41 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

A simple RISC V CPU built with nMigen

This is a toy project for learning digital logic design via designing a CPU implementing the RV32I ISA.

About

Toy nmigen RISC V rv32i implementation

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages