Skip to content
View oskarwires's full-sized avatar

Highlights

  • Pro
Block or Report

Block or report oskarwires

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. sdram_controller sdram_controller Public

    High-Speed SystemVerilog SDRAM Controller

    SystemVerilog 1

  2. uart2 uart2 Public

    SystemVerilog UART transciever

    SystemVerilog 1