Skip to content
View sh-mug's full-sized avatar

Sponsoring

@lindwurm

Highlights

  • Pro

Organizations

@tsg-ut @cpuex2020-3
Block or Report

Block or report sh-mug

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. smarthome smarthome Public

    Collect and utilize sensor data effectively

    Python 3

  2. RISCoffee RISCoffee Public

    Processor implemented in SystemVerilog based on RISC-V ISA

    C++ 3

  3. verilog-unittest-sample verilog-unittest-sample Public

    Sample project for unit testing Verilog modules with GoogleTest.

    C++ 3

  4. nand2gate nand2gate Public

    generate arbitrary combination circuits from a smallest number of NANDs

    Python 1

  5. slackbot slackbot Public

    Forked from tsg-ut/slackbot

    TSGのSlackで動くSlackbotたち

    TypeScript

  6. HW_report_2019 HW_report_2019 Public

    VHDL