-
π Iβm currently working on Design of RISC-V Processor
-
π± Iβm currently learning SystemVerilog and UVM
-
π¬ Ask me about Digital Design and Verification
-
π« How to reach me ahmedamrabdellatif@gmail.com
-
π Know about my experiences https://drive.google.com/file/d/1VfSA_9R-2_4mcv01tHhTKYNOQpHs46XZ/view?usp=sharing
π
Working from home
Seeking opportunities in the Digital IC Design Field
Block or Report
Block or report AhmedAmrAbdellatif1
Report abuse
Contact GitHub support about this userβs behavior. Learn more about reporting abuse.
Report abusePinned
-
Multi-Clock-Domain-System
Multi-Clock-Domain-System PublicDesign & Implementation of Multi Clock Domain System using Verilog HDL
Verilog 6
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.