Skip to content
View MaxwellSiyuan's full-sized avatar
Block or Report

Block or report MaxwellSiyuan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. Calculator-with-music Calculator-with-music Public

    Calculator with music project written using Verilog in Xilinx Vivado targeting the Basys3 FPGA Board

    Verilog 1

  2. DeskLab DeskLab Public

    Python

  3. FPGA-CPU FPGA-CPU Public

    CPU based using Verilog in Xilinx Vivado targeting the Basys3 FPGA Board

    Verilog 1

  4. Mobile-Charger Mobile-Charger Public

    Mobile Charger project using Verilog in Xilinx Vivado targeting the Basys3 FPGA Board

    Verilog 2