Implementing ARM processor in verilog for the computer architecture laboratory course at University of Tehran.
- ARM Processor Implementation (ARM-1,..., ARM-4)
- Forwarding Unit (ARM-5)
- SRAM (ARM-6)
- Cache Memory (ARM-7)
-
Notifications
You must be signed in to change notification settings - Fork 1
ARM processor pipeline implementation. Featuring hazard unit, forwarding unit, SRAM & cache memory.
License
Shahriar-0/Computer-Architecture-Lab-Experiments-F2023
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
ARM processor pipeline implementation. Featuring hazard unit, forwarding unit, SRAM & cache memory.