Skip to content
View Shuregg's full-sized avatar
☄️
☄️
Block or Report

Block or report Shuregg

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. riscv-simple-cpu riscv-simple-cpu Public

    Creating a risc-v processor

    SystemVerilog 1

  2. spi-master-example spi-master-example Public

    SPI-Master Controller example + peripheral devices simulation

    SystemVerilog

  3. FPGA-practicum FPGA-practicum Public

    learning about FPGA

    SystemVerilog

  4. ialu-verification ialu-verification Public

    Syntacore scr1 iALU verification example

    SystemVerilog

  5. Astra-Linux-labs Astra-Linux-labs Public

    Operating systems on the example of linux

    Shell

  6. SpringBootSample SpringBootSample Public

    Forked from kitekat196/SpringBootSample

    Boot + JPA/DataSource prop + Security + Authorities

    HTML 1