Skip to content

Pull requests: chipsalliance/python-fpga-interchange

New pull request New
5 Open 131 Closed
5 Open 131 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add interchange helper script for REPL mode
#164 opened Jul 28, 2022 by kboronski-ant • Draft
[WIP] Importing cell timings from prjxray-db
#147 opened Mar 10, 2022 by mkurc-ant Loading…
xcup: Fix BUFG cell type
#112 opened Jul 20, 2021 by gatecat Loading…
Adding nextpnr routing timing support
#111 opened Jul 15, 2021 by gatecat Loading…
1 of 2 tasks
3
Fix for property unquoting
#6 opened Dec 15, 2020 by mkurc-ant Loading…
8
ProTip! Adding no:label will show everything without a label.