Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Rename synth_quicklogic to synth_quicklogic_f4pga to not conflict with yosys builtin #543

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

timkpaine
Copy link

@timkpaine timkpaine commented Sep 4, 2023

Fixes #496
Separated from #485

CI passing on my fork:
Screenshot 2023-09-04 at 12 58 36

@kgugala
Copy link
Member

kgugala commented Oct 3, 2023

@timkpaine I started the CI here, I suppose we should have a companion PR in https://github.com/chipsalliance/f4pga-examples?

@timkpaine
Copy link
Author

timkpaine commented Oct 3, 2023

@kgugala i dont see any usage there, is there another repo this is used?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

synth_quicklogic name conflict
2 participants