Skip to content

INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

License

Notifications You must be signed in to change notification settings

erihsu/INT_FP_MAC

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

INT_FP_MAC

About Design

The design is a multiplier accumulator (MAC) support both INT8 and FP16 data format. The whole design is ASIC-specific and fully sythesizable independent of any IPs.

About Principle

This design is provide for someone learning digital circuits Design, Verification and Synthesis.

Design

The basic MAC element is multiplier and adder. We use Vedic Multiplier and Carry Look-ahead Adder (CLA) to perform multiply and accumulator.

Synthesis

The Synthesis process is completed by Design compile with TCL script, Maximum operating frequency is about 200M Under the tsmc090 process.

Verification

The verification process is carried out with directed testing and UVM (a state-of-art constraint-random verification methodology). Test plan is made as follows.

Purpose Methodology Language Status
Adder Function Directed Verilog Passed
Multiplier Function Directed Verilog Passed
Adder in FP16 mode Directed Verilog Passed
Multiplier in FP16 mode Directed Verilog Passed
MAC Function UVM (Constraint Random) SystemVerilog Passed

Coverage

Coverage report

About

INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published