Here are
6 public repositories
matching this topic...
A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs
A tool to generate optimized hardware files for univariate functions.
🏗️ Central hub for Vyges community discussions, issues, feature requests, and collaboration
🧩 Starter template for FPGA hardware IP blocks with Vyges metadata and comprehensive documentation
📋 Vyges Metadata Specification - Standardized format for hardware IP discovery and integration
Updated
Jul 9, 2025
JavaScript
🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation
Updated
Jul 10, 2025
Makefile
Improve this page
Add a description, image, and links to the
hardware-ip
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
hardware-ip
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.