

# Bus Asincrono

ADDR

$\overline{\text{MREQ}}$

$\overline{\text{RD}}$

$\overline{\text{MSYN}}$

DATA

$\overline{\text{SSYN}}$

