Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
riscv: Optimize task switch codes of vector
This patch replacees 2 instructions with 1 instruction to do the same thing . rs1=x0 with rd != x0 is a special form of the instruction that sets vl to MAXVL. Suggested-by: Andrew Waterman <andrew@sifive.com> Signed-off-by: Greentime Hu <greentime.hu@sifive.com>
- Loading branch information