# Reference Schematics For RK3588

## RK3588\_AIOT\_REF\_SCH\_V10

## **Main Functions Introduction**

1) PMIC: 1xRK806-1+DiscretePower

2) RAM: 2xLPDDR4/4X\_32bit or 2xLPDDR5\_32bit

3) ROM: eMMC5.1(Default) or SPI Flash

4) Support: 1xSDMMC3.0 Card

5) Support: 1 x TYPEC3.0(With DP TX)+1 x USB3.0 HOST+ 1 x USB20 HOST or USB3.0/2.0 HUB

6) Support: 3 x SATA3.0 Connector (7pin) or SATA PM

7) Support: 1 x 4Lane PCIe3.0 Connector (Dual Mode)

8) Support: 2 x 4Lanes MIPI DPHY RX Camera
9) Support: 2 x 4Lanes MIPI D/CPHY RX Camera

10) Support: 1 x HDMI2.0 RX

11) Support: 2 x HDMI2.1 TX or 2 x eDP1.3 TX

12) Support: 2 x 4Lanes MIPI D/CHY-TX

13) Support: 1xVGA Connector(DP to VGA)

14) Support: 1x4Lanes DP Port

15) Support: a/b/g/n/ac/ax 2T2R WIFI 6/5(PCIE/SDIO) +BT5.0

16) Support: 1x 10/100/1000 RJ45 Port(RGMII) 17) Support: 1x 10/100/1000 RJ45 Port(PCIE)

18) Support: 4G Module 19) Support: PCIE M.2

20) Support: 1xHeadphone+2xSPK+1xAnalog MIC

Rockchip Electronics Co., Ltd						
Project:	Project: RK3588_AIOT_SCH					
File:	File: 00.Cover Page					
Date:	Thursday, D	Thursday, December 30, 2021			V1.0	
Designed by:	RZF	Reviewed by:		Sheet:	0 of 99	

### **Table of Content**

Table of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Tree
Page 6	05.System Power Sequence
Page 7	07.USB Controller Configure Tab
Page 8	08.PCIE Fun Map
Page 9	10.RK3588_Power/GND
Page 10	11.RK3588_OSC/PLL/PMUIO
Page 11	12.RK3588 DDR Controler
Page 12	13.RK3588_Flash/SD Controller
Page 13	14.RK3588_USB30/USB20_Ctrl
Page 14	15.RK3588_SARADC/1.8V Only GPIO
Page 15	16.RK3588_MIPI Interface
Page 16	17.RK3588_HDMI/eDP Interface
Page 17	18.RK3588_PCIE30/PCIE20/SATA30
Page 18	19.RK3588_1.8V/ 3.3V GPIO
Page 19	20.Power_DC IN/VCC4V0_SYS
Page 20	21.Power_Ext VCC_5V0
Page 21	22.Power-PMIC_RK806-1
Page 22	23.Power_Ext Discrete
Page 23	24.RTC/FAN/SATA POWER
Page 24	25.USB20/USB30 Port
Page 25	26.Type-C Port
Page 26	27.USB2.0 Micro Port(option)
Page 27	28.USB HUB GL85x (option)
Page 28	38.DRAM-LPDDR4X_200P_2X32bit
Page 29	39.DRAM-LPDDR5_315P_2X32bit
Page 30	40.Flash-eMMC Flash
Page 31	42.Flash-TF Card
Page 32	43.Flash-SPI FLASH(option)
Page 33	45.VI-Camera MIPI_D/CPHY0-RX
Page 34	46.VI-Camera MIPI_D/CPHY1-RX
Page 35	47.VI-Camera_MIPI_DPHY0-RX
Page 36	48.VI-Camera_MIPI_DPHY1-RX
Page 37	49.VI-HDMI2.0 RX
Page 38	50.VO-HDMI2.1 TX
Page 39	52.VO-LCM_Signel_MIPI_D/CPHY_TX
Page 40	53.VO-LCM_Dual MIPI_D/CPHY TX
Page 41	56.VO-LCM_eDP
Page 42	57.VO-DP
Page 43	58.VO-VGA Output
Page 44	59.TP Connector_COF 62.WIFI/BT-SDIO_2T2R(option1)
Page 45	62.WIFI/DT-SDIO_212K(OPHONI)
Page 46	63.WIFI/BT-PCIe_2T2R(option2)
Page 47	65.Ethernet-RMII(option)
Page 48	67.Ethernet-GPHY_RGMII1
Page 49	68.Ethernet-PCIE
Page 50	70.Audio Codec
Page 51	71.Audio Codec(option)
Page 52	81.PCIE-PCIE3.0 Slot
Page 53	82.SATA-SATA3.0 Slot_7P

Page 54	83.SATA-SATA PM(option)
Page 55	87.MiniPCIe2.0 Slot(option)
Page 56	89.PCIE-M.2(option)
Page 57	90.SENSOR
Page 58	92.KEY Array
Page 59	93.Debug UART
Page 60	99.Mark/Hole/Heatsink
Page 61	
Page 62	
Page 62	

#### Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

## Generate Bill of Materials

#### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

### Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

## **Notes**

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

**Description** 

Note

**Option** 


Rac	kchip	Rockchip Electronics Co., Ltd
Broject:	DESERT AIOT	ecn


ile:	01.Index	01.Index and Notes							
)ate:	Thursday, D	ecember 30, 202	1	Rev:	V1.0				
esigned by:	RZF	Reviewed by:		Sheet:	1 of 99				

Revision History


Version	Date	Ву	Change Dsecription	Approved
V1.0	2021-12-28	Felix.ruan	1:Revision preliminary version	Chenw

Rockchip			Ro	ckchip Elec	tronic	s Co., Ltd
Project: RK3588_AIOT_SCH						
File:	0	02.Revision History				
Date: Thursday, December 3				21	Rev:	V1.0
Designed by:		RZF	Reviewed by:		Sheet:	2 of 99





## **Power Sequence**




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0 SYS	RK806-1 BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
	RK806-1 BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0 SYS	RK806-1 BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_PLD01	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
/CC_2V0_PLDO	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
CC 1V1 NLDO	RK806-1 NLDO2	0.3A	VDDA DDR PLL SO	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1 NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
CC_1V1_NLDC	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0 SYS	BUCK RK860-2	6A	VDD_CPU_BIGO_SO	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0 SYS	BUCK RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V		OFF	TBD	TBD
VCC4V0 SYS	BUCK RK860-2	6A	VDD NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
	EXT BUCK	2A	VDD2L OV9 DDR S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC 3V3 S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC 3V3 S3	LDO PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
	LDO_PT5108	0.5A	VCC 2V8 CAM SO	OFF	2.8V	OFF	OFF	TBD	TBD


## IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_53	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3 VCC_3V3_S3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_50	1.8V
VCCI01	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCI03	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC 1V8 S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

Rac	kch	Po	ckchip Elec	tronics	Co., Ltd		
Project: RK3588_AIOT_SCH							
File: 05.System Power Sequence							
Date:	Thursday, December 30, 2021 Rev: V1.0						
Designed by:	RZF	Reviewed by:	<checker></checker>	Sheet:	5 of 99		




**USB Controller Configure Table** 






Rackchip Rockchip Electronics Co., Ltd


Project: RK3588\_AIOT\_SCH File: 07.USB Controller Configure Tal





#### RK3588\_V(POWER) VDD\_GPU\_S0 VDD CPU BIGO SO CPU\_BIG0 GPU C1007 4.7uF X5R 6.3V BGA C0402 7 C1006 C1001 C1002 1uF 100nF 100nF X5R X5R X5R X5R X5R X 6.3V N 10V N 10V 2 BGM C0201 C0201 C0201 22uF 22uF 22uF X5R X5R X5R 0.33V 0.0603 VDD\_CPU\_BIGO\_CVDD\_CPU\_BIGO\_SVD 3 C1014 C1015 C1016 C1017 1UF 4.7UF 10UF 10UF 10UF X5R X5R X5R X5R X5R X5R 1 N 6.3V N 6.3V C0201 B6A C0402 B6A C0402 B6A C1018 C1019 C1080 22uF 22uF 22uF X5R X5R X5R X5R 0.6.3V N 6.3V N 6.3V N 0.63V C0603 6nA AA12 AB12 VDD\_GPU\_MEM\_0 VDD\_GPU\_MEM\_1 VDD\_CPU\_BIG0\_MEM\_ VDD\_CPU\_BIG0\_MEM\_ C1022 C1022 100nF 1uF X5R X5R X5R 0 10V 0 6.3V C0201 C020 C1020 1uF X5R 6.3V C020 VDD CPU BIG1 S0 CPU\_BIG1 VDD CPU BIG1 - C1024 - C1025 100nF 100nF X5R X5R N 10V 10V C0201 - C0201 22uF 22uF 22uF 22uF 22uF 25R X5R X5R X5R X5R 0.3V 0.63V 0.63V 0.663V 0.6 5 - C102 1uF X5R 6.3V C020 7 C1028 1uF X5R 6.3V C0201 - C1038 - C1037 - C1038 - C1039 - C1040 - C1041 - C104 VDD CPU BIG1 MEM S0 VDD\_CPU\_BIG1\_MEM\_0 N21 VDD\_CPU\_BIG1\_MEM\_1 C1043 C1047 C1048 C1049 C1050 C1049 C1040 C1049 C1040 C1049 C1040 C1049 **VDENC** C1045 22uF X5R 6.3V C0603 5 - C1046 22uF X5R 6.3V C0603 VDD\_CPU\_LIT\_S0 LIT (LIT+DSU+L3) VDD\_VDENC\_MEM\_I C1052 1uF X5R N 6.3V C0201 VDD NPU S0 NPU C1066 1uF X5R -8.3V C0201 6 C1069 100nF X5R 10V C0201 22uF X5R 6.3V C0603 C1065 10uF X5R V 4V C0402\_BGA 6 C1062 C1063 22uF Z2uF X5R X5R X5R X5R X5R 0.3V 0.6.3V 0.6.3V 0.0603 C1086 22uF X5R 6.3V C0603 VDD\_CPU\_LIT\_MEM\_C VDD\_CPU\_LIT\_MEM\_1 C1070 C1071 100nF 1uF X5R X5R N 10V 6.3V C0201 RK3588 Note: The Caps between green line and U1000 should be placed under the U1000 package.Other caps should be placed close to the U1000 package AMS 5 \( \text{VSS} \) 266 \( \text{VSS} \) 267 \( \text{VSS} \) 277 \( \text{VSS} \) 278 \( \text{ RK3588 **Rockchip Confidential** Rockchip Electronics Co., Ltd Project: RK3588\_AIOT\_SCH


10.RK3588\_Power/GND







































































































































R8720

49.9K

R0402

C0402





## Sensor Ambient Light+Proximity Sensor ✓ GSENSOR\_INT\_L ✓ ALPS\_INT\_L VCC\_1V8\_S0 O C9000 100nF X5R >> I2C4\_SDA\_M1\_SENSOR 16V > 12C4\_SCL\_M1\_SENSOR C0402 I2C4\_SDA\_M1\_SENSOR VDD I2C4\_SCL\_M1\_SENSOR ALPS\_INT\_L SCL GND NC OTP9000 TP\_0.7 R9004 VCC 3V3 S0 O-LEDA LDR DNP 15R STK3311-A R0402 R0402 C9001 1uF VCC\_1V8\_S0 X5R 6.3V C0402 Gyroscope+G-sensor VCC\_1V8\_S0 VCC\_1V8\_S0 I2C4\_SCL\_M1\_SENSOR I2C4 SDA M1 SENSOR R9005 U9000 compatible with DNP ICM-20600 ICM-40607 R0402 SDA SCL REGOUT AD0 R9006 100nF LGA14-2R5X3<sup>FSYNC</sup> NC0 X5R 10K 5% 10V NC2 INT2 R0402 C9003 100nF GSENSOR\_INT\_L 4 AVDDIO GND0 VDD RESV X5R 10V 7 bit Address: C0402 $A\overline{d}dr = H -->0x69$ VCC\_1V8\_S00-Addr = L -->0x68C9002 100nF X5R 10V C0402 **Rockchip Confidential** Rackchip Rockchip Electronics Co., Ltd Project: RK3588\_AIOT\_SCH File: 90.SENSOR Thursday, December 30, 2021 Rev: V1.0

90 of 99

Designed by:

Reviewed by:

