

Schematics Only for RK3588 NVR

RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21

Main Functions Introduction

- 1) PMIC: RK806-1+DiscretePower
- 2) RAM: 2 x LPDDR4x 32bit(Option 2 x LPDDR4 32bit)
- 3) ROM: eMMC5.1(Option SPI Nand Falsh)
- 4) Support: 1 x TypeC(With DP TX)
- 5) Support: 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 6) Support: 10 x SATA3.0 Connector (7pin)
- 7) Support: 1 x 4Lanes PCIe Connector
- 8) Support: 2 x HDMI2.1 TX + 1 x HDMI2.0 TX + 1 x HDMI1.4 TX
- 9) Support: 2 x 4Lanes MIPI CSI RX Camera Connector
- 10) Support: 2 x 10/100/1000 Ethernet(RGMII)
- 11) Support: 1 x Line Out, 1 x Line In
- 12) Support: 1 x Buzzer
- 13) Support: 1 x IR Receiver
- 14) Support: 1 x Power LED,1 x Ethernet LED,1 x HDD LED
- 15) Support: 1 x Recovery Key,1x Reset Key
- 16) Support: 1 x RS232
- 17) Support: 1 x RS485
- 18) Support: 1 x UART
- 19) Support: Debug UART(USB to UART),Debug JTAG (4Pin)

Note:

The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics.

If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO

Rockchip Confidential


		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	00.Cover Page		
Date:	Wednesday, December 22, 2021		Rev: V2.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	1 of 43

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Tree
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB/DP Configure Map
Page 9	08.PCIE Fun Map
Page 10	10.RK3588_Power/GND
Page 11	11.RK3588_OSC/PLL/PMUIO
Page 12	12.RK3588 DDR Controler
Page 13	13.RK3588_Flash/SD Controller
Page 14	14.RK3588_USB30/USB20_Ctrl
Page 15	15.RK3588_SARADC/1.8V Only GPIO
Page 16	16.RK3588_MIPI Interface
Page 17	17.RK3588_HDMI/eDP Interface
Page 18	18.RK3588_PCIE30/PCIE20/SATA30
Page 19	19.RK3588_1.8V/ 3.3V GPIO
Page 20	20.Power_DC IN
Page 21	21.Power-PMIC_RK806-1
Page 22	22.Power_Ext Discrete/RTC IC
Page 23	25.USB2/USB3/TypeC Port
Page 24	38.DRAM-LPDDR4X_200P_1X32bit
Page 25	40.Flash-eMMC Flash
Page 26	43.Flash-SPI FLASH(Optional)
Page 27	47.VI-Camera_MIPI-CSI
Page 28	50.VO-HDMI2.1 TX
Page 29	51.VO-HDMI2.0 TX(DP to HDMI)
Page 30	55.VO-HDMI1.4 TX(MIPI to HDMI)
Page 31	67.Ethernet-GEPHY_RGMII0
Page 32	68.Ethernet-GEPHY_RGMII1
Page 33	70.Audio Port
Page 34	82.SATA-SATA PM0
Page 35	83.SATA-SATA PM1
Page 36	84.PCIE-PCIE3.0_1x4Lanes_RC_64P
Page 37	90.IR Receiver/LED
Page 38	91.Debug UART/JTAG
Page 39	92.KEY
Page 40	93.HW_ID
Page 41	95.RS485/RS232
Page 42	98.Power Test
Page 43	99.Mark/Hole/Heatsink
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.

Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 01.Index and Notes

Date: Tuesday, December 14, 2021 Rev: V2.1

Designed by: Zhangtz Reviewed by: Default Sheet: 2 of 43


[illegible][illegible][illegible][illegible][illegible]

5	4	3	2	1
D				
C				
B				
A				

	5	4	3	2	1
D	Revision History				
Version	Date	By	Change Description	Approved	
V1.0	2021-09-24	Zhangdz	1:Revision preliminary version		
V2.0	2021-12-08	Zhangdz	1:Invalid version		
V2.1	2021-12-28	Zhangdz	1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CN		
C					
B					
A					
<div>Rockchip Confidential</div> <div> Rockchip Electronics Co., Ltd </div> <div>Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21</div> <div>File: 02.Revision History</div> <div> Date: Tuesday, December 28, 2021 Rev: V2.1 </div> <div> Designed by: Zhangdz Reviewed by: Default Sheet: 3 of 43 </div>					
	5	4	3	2	1

[illegible]

	5	4	3	2	1																																																											
D	<h1>Revision History</h1>																																																															
C	<table border="1"> <thead> <tr> <th>Version</th><th>Date</th><th>By</th><th>Change Dscription</th><th>Approved</th></tr> </thead> <tbody> <tr> <td>V1.0</td><td>2021-09-24</td><td>Zhangdz</td><td>1:Revision preliminary version</td><td></td></tr> <tr> <td>V2.0</td><td>2021-12-08</td><td>Zhangdz</td><td>1:Invalid version</td><td></td></tr> <tr> <td>V2.1</td><td>2021-12-28</td><td>Zhangdz</td><td>1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CN</td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td></tr> <tr> <td>B</td><td colspan="5"></td></tr> <tr> <td>A</td><td colspan="5"> <div>Rockchip Confidential</div> <div> Rockchip Electronics Co., Ltd </div> <table border="1"> <tr> <td>Project:</td><td colspan="4">RK_NVR_DEMO1_RK3588_LP4/4x_V21</td></tr> <tr> <td>File:</td><td colspan="4">02.Revision History</td></tr> <tr> <td>Date:</td><td>Tuesday, December 28, 2021</td><td>Rev:</td><td colspan="2">V2.1</td></tr> <tr> <td>Designed by:</td><td>Zhangdz</td><td>Reviewed by:</td><td>Default</td><td>Sheet: 3 of 43</td></tr> </table> </td></tr> <tr><td></td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td></tr> </tbody></table>	Version	Date	By	Change Dscription	Approved	V1.0	2021-09-24	Zhangdz	1:Revision preliminary version		V2.0	2021-12-08	Zhangdz	1:Invalid version		V2.1	2021-12-28	Zhangdz	1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CN							B						A	<div>Rockchip Confidential</div> <div> Rockchip Electronics Co., Ltd </div> <table border="1"> <tr> <td>Project:</td><td colspan="4">RK_NVR_DEMO1_RK3588_LP4/4x_V21</td></tr> <tr> <td>File:</td><td colspan="4">02.Revision History</td></tr> <tr> <td>Date:</td><td>Tuesday, December 28, 2021</td><td>Rev:</td><td colspan="2">V2.1</td></tr> <tr> <td>Designed by:</td><td>Zhangdz</td><td>Reviewed by:</td><td>Default</td><td>Sheet: 3 of 43</td></tr> </table>					Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21				File:	02.Revision History				Date:	Tuesday, December 28, 2021	Rev:	V2.1		Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 3 of 43		5	4	3	2	1
Version	Date	By	Change Dscription	Approved																																																												
V1.0	2021-09-24	Zhangdz	1:Revision preliminary version																																																													
V2.0	2021-12-08	Zhangdz	1:Invalid version																																																													
V2.1	2021-12-28	Zhangdz	1:Change content Please Refer to: RK_NVR_DEMO1_RK3588_LP4XD200P232SD8_V21_20211228_Modify_Notes_CN																																																													
B																																																																
A	<div>Rockchip Confidential</div> <div> Rockchip Electronics Co., Ltd </div> <table border="1"> <tr> <td>Project:</td><td colspan="4">RK_NVR_DEMO1_RK3588_LP4/4x_V21</td></tr> <tr> <td>File:</td><td colspan="4">02.Revision History</td></tr> <tr> <td>Date:</td><td>Tuesday, December 28, 2021</td><td>Rev:</td><td colspan="2">V2.1</td></tr> <tr> <td>Designed by:</td><td>Zhangdz</td><td>Reviewed by:</td><td>Default</td><td>Sheet: 3 of 43</td></tr> </table>					Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21				File:	02.Revision History				Date:	Tuesday, December 28, 2021	Rev:	V2.1		Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 3 of 43																																							
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21																																																															
File:	02.Revision History																																																															
Date:	Tuesday, December 28, 2021	Rev:	V2.1																																																													
Designed by:	Zhangdz	Reviewed by:	Default	Sheet: 3 of 43																																																												
	5	4	3	2	1																																																											




Power Tree



**12V/3A
Adapter
Option1**















Note:
With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe




Note:

The RK806 LDO power distribution of the reference schematics is only suitable for the interface used in the reference schematics. If other interface functions are to be added to the reference schematics, the RK806 LDO distribution needs to be re evaluated, otherwise the added functions may exceed the maximum current provided by the LDO



Power Sequence



Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC4V0_SYS	RK806_BUCK1	6.5A	VDD_GPU	Slot:5	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK2	5A	VDD_CPU_LIT	Slot:3	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK3	5A	VDD_LOGIC	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC4V0_SYS	RK806_BUCK4	5A	VDD_VDENC	Slot:5	0.75V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK5	2.5A	VDD_DDR	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
VCC4V0_SYS	RK806_BUCK6	2.5A	VDD2_DDR	Slot:4	ADJ FB=0.5V	ON	1.1V LPDDR4/4x	TBD	TBD
VCC4V0_SYS	RK806_BUCK7	2.5A	VCC_2V0_PLDO	Slot:1	2.0V	ON	2.0V	TBD	TBD
VCC4V0_SYS	RK806_BUCK8	2.5A	VCC_3V3	Slot:6	3.3V	ON	3.3V	TBD	TBD
VCC4V0_SYS	RK806_BUCK9	2.5A	VDDQ_DDR	Slot:6	ADJ FB=0.5V	ON	0.6V LPDDR4/4x	TBD	TBD
VCC4V0_SYS	RK806_BUCK10	2.5A	VCC_1V8	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_2V0_PLDO	RK806_PLDO1	0.5A	VCCA_1V8	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO2	0.3A	VCCA1V8_IMAGE	Slot:3	1.8V	ON	1.8V	TBD	TBD
	RK806_PLDO3	0.3A	VCCA1V2_IMAGE	Slot:4	1.2V	ON	1.2V	TBD	TBD
VCC4V0_SYS	RK806_PLDO4	0.5A	VCCA_3V3	Slot:6	3.3V	ON	3.3V	TBD	TBD
	RK806_PLDO5	0.3A	VCCIO_SD	Slot:6	3.3V	ON	3.3V	TBD	TBD
VCC4V0_SYS	RK806_PLDO6	0.3A	VCCA1V8_PLDO6	Slot:3	1.8V	ON	1.8V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO1	0.3A	VDDA_0V75_PMU	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_NLDO2	0.3A	VDDA_DDR_PLL	Slot:2	0.85V	ON	0.85V DVFS	TBD	TBD
	RK806_NLDO3	0.5A	VDDA0V75_IMAGE	Slot:2	0.75V	ON	0.75V	TBD	TBD
VCC_1V1_NLDO	RK806_NLDO4	0.5A	VDDA_0V85	Slot:2	0.85V	ON	0.85V	TBD	TBD
	RK806_NLDO5	0.3A	VDDA_0V75	Slot:2	0.75V	ON	0.75V	TBD	TBD
	RK806_RESETh								
VCC12V_DCIN	EXT BUCK	8A	VCC4V0_SYS	Slot:0	4.0V	ON	4.0V	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO	Slot:0A	1.1V	ON	1.1V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3A	VCC5V0_SYS	Slot:0A	5.2V	ON	5.2V	TBD	TBD
VCC4V0_SYS	RK860-2	6A	VDD_CPU_BIG0	Slot:6A	0.8V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK860-3	6A	VDD_CPU_BIG1	Slot:6A	0.8V	ON	DVFS	TBD	TBD
VCC4V0_SYS	RK860-2	6A	VDD_NPU	Slot:6A	0.8V	ON	DVFS	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8 VCC_3V3	3.3V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8	1.8V
VCCIO1	Pin G20	1.8V Only	VDDIO1_1V8	VCC_1V8	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VDDIO2_1V8 VCCIO2	VCC_1V8 VCC_3V3	3.3V
VCCIO3	Pin Y26	1.8V Only	VDDIO3_1V8	VCC_1V8	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VDDIO4_1V8 VCCIO4	VCC_1V8 VCC_1V8	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VDDIO5_1V8 VCCIO5	VCC_1V8 VCC_3V3	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VDDIO6_1V8 VCCIO6	VCC_1V8 VCC_3V3	3.3V

IO Type	Operating Voltage
1.8V Only	VCCIO*_1V8=1.8V
1.8V or 3.3V	VCCIO*_1V8=1.8V VCCIO*=1.8V or 3.3V


Redchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	05.Power Sequence/IO Domain Map		
Date:	Wednesday, December 29, 2021	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	6	of	43


I2C MAP

RK3588



UART MAP

RK3588




USB Controller Configure Table

Controller Name	Pin Name	Type-C Function	Dp4xLane Function		USB3.0 OTG<Dp2xLane Function		USB2.0 OTG<Dp2xLane Function		USB2.0 OTG<Dp4xLane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB3.0 OTG Device or Host	TYPECC_OTG0_DP0_ASDP	TYPECC_OTG0	DPO_ASDP	DPO_ASDP	DPO_ASDP	DPO_ASDP	DPO_ASDP	DPO_ASDP	DPO_ASDP	DPO_ASDP
	TYPECC_OTG0_DP0_ASDN	TYPECC_OTG0	DPO_ASDN	DPO_ASDN	DPO_ASDN	DPO_ASDN	DPO_ASDN	DPO_ASDN	DPO_ASDN	DPO_ASDN
	TYPECC_OTG01_DP0_TXDP	TYPECC_OTG01	DPO_TXDP	DPO_TXDP	TYPECC_OTG01A1	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP
	TYPECC_OTG01_DP0_TXDN	TYPECC_OTG01	DPO_TXDN	DPO_TXDN	TYPECC_OTG01A1	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
	TYPECC_OTG01_DP0_TXIN	TYPECC_OTG01	DPO_TXIN	DPO_TXIN	TYPECC_OTG01A1	DPO_TXIN	DPO_TXIN	DPO_TXIN	DPO_TXIN	DPO_TXIN
	TYPECC_OTG01_DP0_TXDN	TYPECC_OTG01	DPO_TXDN	DPO_TXDN	TYPECC_OTG01A1	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
USB2.0 OTG Device or Host	TYPECC_OTG2DP_DP0_TXDP	TYPECC_OTG2DP	DPO_TXDP	DPO_TXDP	TYPECC_OTG2DP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP
	TYPECC_OTG2DP_DP0_TXDN	TYPECC_OTG2DP	DPO_TXDN	DPO_TXDN	TYPECC_OTG2DP	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
	TYPECC_OTG2DP_DP0_TXIN	TYPECC_OTG2DP	DPO_TXIN	DPO_TXIN	TYPECC_OTG2DP	DPO_TXIN	DPO_TXIN	DPO_TXIN	DPO_TXIN	DPO_TXIN
	TYPECC_OTG2DP_DP0_TXDN	TYPECC_OTG2DP	DPO_TXDN	DPO_TXDN	TYPECC_OTG2DP	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
	TYPECC_OTG2DP_DP0_TXDP	TYPECC_OTG2DP	DPO_TXDP	DPO_TXDP	TYPECC_OTG2DP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP
	TYPECC_OTG2DP_DP0_TXDN	TYPECC_OTG2DP	DPO_TXDN	DPO_TXDN	TYPECC_OTG2DP	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
USB3.0 OTG1 Device or Host	TYPECC_OTG1DP_DP0_TXDP	TYPECC_OTG1DP	DPO_TXDP	DPO_TXDP	TYPECC_OTG1DP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP
	TYPECC_OTG1DP_DP0_TXDN	TYPECC_OTG1DP	DPO_TXDN	DPO_TXDN	TYPECC_OTG1DP	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
	TYPECC_OTG1DP_DP0_TXIN	TYPECC_OTG1DP	DPO_TXIN	DPO_TXIN	TYPECC_OTG1DP	DPO_TXIN	DPO_TXIN	DPO_TXIN	DPO_TXIN	DPO_TXIN
	TYPECC_OTG1DP_DP0_TXDN	TYPECC_OTG1DP	DPO_TXDN	DPO_TXDN	TYPECC_OTG1DP	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
	TYPECC_OTG1DP_DP0_TXDP	TYPECC_OTG1DP	DPO_TXDP	DPO_TXDP	TYPECC_OTG1DP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP
	TYPECC_OTG1DP_DP0_TXDN	TYPECC_OTG1DP	DPO_TXDN	DPO_TXDN	TYPECC_OTG1DP	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
USB2.0 OTG1 Device or Host	TYPECC_OTG2DP_DP0_TXDP	TYPECC_OTG2DP	DPO_TXDP	DPO_TXDP	TYPECC_OTG2DP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP	DPO_TXDP
	TYPECC_OTG2DP_DP0_TXDN	TYPECC_OTG2DP	DPO_TXDN	DPO_TXDN	TYPECC_OTG2DP	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN	DPO_TXDN
USB3.0 HOST2	PCIE2DP_2_DP0/ATA2DP_2_TXD/USB3_2_ASDP		OPTION1	OPTION2	OPTION3					
	PCIE2DP_2_DP0/ATA2DP_2_TXD/USB3_2_ASDN		OPTION1	OPTION2	OPTION3					
	PCIE2DP_2_DP0/ATA2DP_2_TXD/USB3_2_TXDP		OPTION1	OPTION2	OPTION3					
	PCIE2DP_2_DP0/ATA2DP_2_TXD/USB3_2_TXDN		OPTION1	OPTION2	OPTION3					
USB2.0 HOST0	USB20_HOST0_DP		USB20_HOST0_DP							
	USB20_HOST0_DP		USB20_HOST0_DP							
USB2.0 HOST1	USB20_HOST1_DP		USB20_HOST1_DP							
	USB20_HOST1_DP		USB20_HOST1_DP							


Note:

- DP Lane swap enable
- !!lane0/1/2 TxData mapping to lane0/1/2/3 TXDP/N
- !!lane0/1/2/3 TxData mapping to lane0/3/0/1_TXDP/N


Config0:
TypeC0 (With DP function)




Config3:
USB3.0 OTG0 + DP0 2Lane(Swap ON)




Config1:
USB2.0 OTG0 + DP0 4Lane(Swap OFF)




Config4:
USB3.0 OTG0 + DP0 2Lane(Swap OFF)



Config2:
USB2.0 OTG0 + DP0 4Lane(Swap ON)



PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO & Power Pin
	OPTION	CLK LANE	DATA LANE	
PCIe30x4 RC & EP	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30x4_CLKREQ_M* PCIe30x4_WAKEN_M* PCIe30x4_PERSTN_M* PCIe30x4_BUTTON_RSTN
	OPTION2	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	
	OPTION3	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30x2 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	PCIe30x2_CLKREQ_M* PCIe30x2_WAKEN_M* PCIe30x2_PERSTN_M* PCIe30x2_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30x1_0 RC	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30x1_0_CLKREQ_M* PCIe30x1_0_WAKEN_M* PCIe30x1_0_PERSTN_M* PCIe30x1_0_BUTTON_RSTN
PCIe30x1_1 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	PCIe30x1_1_CLKREQ_M* PCIe30x1_1_WAKEN_M* PCIe30x1_1_PERSTN_M* PCIe30x1_1_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe20x1_2 RC	OPTION1	PCIe20_0_REF_CLKP PCIe20_0_REF_CLKN	PCIe20_0_TXP PCIe20_0_RXP PCIe20_0_TXN PCIe20_0_RXN	PCIe20x1_2_CLKREQ_M* PCIe20x1_2_WAKEN_M* PCIe20x1_2_PERSTN_M* PCIe20x1_2_BUTTON_RSTN


Note: PCIe30_PORT*_REF_CLKP/N is input gpio
PCIe20_*_REF_CLKP/N is output or input gpio

Note: M*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3


PCIe3.0 REFCLK



PCIe2.0 REFCLK



Rockchip Confidential




U1000X					U1000X					U1000X					U1000X				
R21	AVSS_1	AVSS_2	AB12	AVSS_3	S3	AVSS_107	VSS_140	R19	AVSS_160	A1	VSS_141	F15	W3	VSS_143	VSS_144	VSS_145			
R22	AVSS_3	AVSS_4	AB13	AVSS_5	S4	AVSS_108	VSS_141	R20	AVSS_161	A2	VSS_142	F16	W4	VSS_144	VSS_145	VSS_146			
S21	AVSS_5	AVSS_6	AB14	AVSS_7	S5	AVSS_109	VSS_142	R21	AVSS_162	A3	VSS_143	F17	W5	VSS_145	VSS_146	VSS_147			
S22	AVSS_7	AVSS_8	AB15	AVSS_9	S6	AVSS_110	VSS_143	R22	AVSS_163	A4	VSS_144	F18	W6	VSS_146	VSS_147	VSS_148			
S23	AVSS_9	AVSS_10	AB16	AVSS_11	S7	AVSS_111	VSS_144	R23	AVSS_164	A5	VSS_145	F19	W7	VSS_147	VSS_148	VSS_149			
F24	AVSS_11	AVSS_12	AB17	AVSS_13	S8	AVSS_112	VSS_145	R24	AVSS_165	B14	VSS_146	F20	W8	VSS_148	VSS_149	VSS_150			
F25	AVSS_13	AVSS_14	AB18	AVSS_15	S9	AVSS_113	VSS_146	R25	AVSS_166	B15	VSS_147	F21	W9	VSS_149	VSS_150	VSS_151			
R31	AVSS_15	AVSS_16	AB19	AVSS_17	S10	AVSS_114	VSS_147	R26	AVSS_167	B16	VSS_148	F22	W10	VSS_150	VSS_151	VSS_152			
R32	AVSS_17	AVSS_18	AB20	AVSS_19	S11	AVSS_115	VSS_148	R27	AVSS_168	B17	VSS_149	F23	W11	VSS_151	VSS_152	VSS_153			
R33	AVSS_19	AVSS_20	AB21	AVSS_21	S12	AVSS_116	VSS_149	R28	AVSS_169	B18	VSS_150	F24	W12	VSS_152	VSS_153	VSS_154			
R34	AVSS_21	AVSS_22	AB22	AVSS_23	S13	AVSS_117	VSS_150	R29	AVSS_170	C1	VSS_151	F25	W13	VSS_153	VSS_154	VSS_155			
R35	AVSS_23	AVSS_24	AB23	AVSS_25	S14	AVSS_118	VSS_151	R30	AVSS_171	C2	VSS_152	F26	W14	VSS_154	VSS_155	VSS_156			
R36	AVSS_25	AVSS_26	AB24	AVSS_27	S15	AVSS_119	VSS_152	R31	AVSS_172	C3	VSS_153	F27	W15	VSS_155	VSS_156	VSS_157			
R37	AVSS_27	AVSS_28	AB25	AVSS_29	S16	AVSS_120	VSS_153	R32	AVSS_173	C4	VSS_154	F28	W16	VSS_156	VSS_157	VSS_158			
R38	AVSS_29	AVSS_30	AB26	AVSS_31	S17	AVSS_121	VSS_154	R33	AVSS_174	C5	VSS_155	F29	W17	VSS_157	VSS_158	VSS_159			
R39	AVSS_31	AVSS_32	AB27	AVSS_33	S18	AVSS_122	VSS_155	R34	AVSS_175	C6	VSS_156	F30	W18	VSS_158	VSS_159	VSS_160			
R40	AVSS_33	AVSS_34	AB28	AVSS_35	S19	AVSS_123	VSS_156	R35	AVSS_176	C7	VSS_157	F31	W19	VSS_159	VSS_160	VSS_161			
R41	AVSS_35	AVSS_36	AB29	AVSS_37	S20	AVSS_124	VSS_157	R36	AVSS_177	C8	VSS_158	F32	W20	VSS_160	VSS_161	VSS_162			
R42	AVSS_37	AVSS_38	AB30	AVSS_39	S21	AVSS_125	VSS_158	R37	AVSS_178	C9	VSS_159	F33	W21	VSS_161	VSS_162	VSS_163			
R43	AVSS_39	AVSS_40	AB31	AVSS_41	S22	AVSS_126	VSS_159	R38	AVSS_179	C10	VSS_160	F34	W22	VSS_162	VSS_163	VSS_164			
R44	AVSS_41	AVSS_42	AB32	AVSS_43	S23	AVSS_127	VSS_160	R39	AVSS_180	C11	VSS_161	F35	W23	VSS_163	VSS_164	VSS_165			
R45	AVSS_43	AVSS_44	AB33	AVSS_45	S24	AVSS_128	VSS_161	R40	AVSS_181	C12	VSS_162	F36	W24	VSS_164	VSS_165	VSS_166			
R46	AVSS_45	AVSS_46	AB34	AVSS_47	S25	AVSS_129	VSS_162	R41	AVSS_182	C13	VSS_163	F37	W25	VSS_165	VSS_166	VSS_167			
R47	AVSS_47	AVSS_48	AB35	AVSS_49	S26	AVSS_130	VSS_163	R42	AVSS_183	C14	VSS_164	F38	W26	VSS_166	VSS_167	VSS_168			
R48	AVSS_49	AVSS_50	AB36	AVSS_51	S27	AVSS_131	VSS_164	R43	AVSS_184	C15	VSS_165	F39	W27	VSS_167	VSS_168	VSS_169			
R49	AVSS_51	AVSS_52	AB37	AVSS_53	S28	AVSS_132	VSS_165	R44	AVSS_185	C16	VSS_166	F40	W28	VSS_168	VSS_169	VSS_170			
R50	AVSS_53	AVSS_54	AB38	AVSS_55	S29	AVSS_133	VSS_166	R45	AVSS_186	C17	VSS_167	F41	W29	VSS_169	VSS_170	VSS_171			
R51	AVSS_55	AVSS_56	AB39	AVSS_57	S30	AVSS_134	VSS_167	R46	AVSS_187	C18	VSS_168	F42	W30	VSS_170	VSS_171	VSS_172			
R52	AVSS_57	AVSS_58	AB40	AVSS_59	S31	AVSS_135	VSS_168	R47	AVSS_188	C19	VSS_169	F43	W31	VSS_171	VSS_172	VSS_173			
R53	AVSS_59	AVSS_60	AB41	AVSS_61	S32	AVSS_136	VSS_169	R48	AVSS_189	C20	VSS_170	F44	W32	VSS_172	VSS_173	VSS_174			
R54	AVSS_61	AVSS_62	AB42	AVSS_63	S33	AVSS_137	VSS_170	R49	AVSS_190	C21	VSS_171	F45	W33	VSS_173	VSS_174	VSS_175			
R55	AVSS_63	AVSS_64	AB43	AVSS_65	S34	AVSS_138	VSS_171	R50	AVSS_191	C22	VSS_172	F46	W34	VSS_174	VSS_175	VSS_176			
R56	AVSS_65	AVSS_66	AB44	AVSS_67	S35	AVSS_139	VSS_172	R51	AVSS_192	C23	VSS_173	F47	W35	VSS_175	VSS_176	VSS_177			
R57	AVSS_67	AVSS_68	AB45	AVSS_69	S36	AVSS_140	VSS_173	R52	AVSS_193	C24	VSS_174	F48	W36	VSS_176	VSS_177	VSS_178			
R58	AVSS_69	AVSS_70	AB46	AVSS_71	S37	AVSS_141	VSS_174	R53	AVSS_194	C25	VSS_175	F49	W37	VSS_177	VSS_178	VSS_179			
R59	AVSS_71	AVSS_72	AB47	AVSS_73	S38	AVSS_142	VSS_175	R54	AVSS_195	C26	VSS_176	F50	W38	VSS_178	VSS_179	VSS_180			
R60	AVSS_73	AVSS_74	AB48	AVSS_75	S39	AVSS_143	VSS_176	R55	AVSS_196	C27	VSS_177	F51	W39	VSS_179	VSS_180	VSS_181			
R61	AVSS_75	AVSS_76	AB49	AVSS_77	S40	AVSS_144	VSS_177	R56	AVSS_197	C28	VSS_178	F52	W40	VSS_180	VSS_181	VSS_182			
R62	AVSS_77	AVSS_78	AB50	AVSS_79	S41	AVSS_145	VSS_178	R57	AVSS_198	C29	VSS_179	F53	W41	VSS_181	VSS_182	VSS_183			
R63	AVSS_79	AVSS_80	AB51	AVSS_81	S42	AVSS_146	VSS_179	R58	AVSS_199	C30	VSS_180	F54	W42	VSS_182	VSS_183	VSS_184			
R64	AVSS_81	AVSS_82	AB52	AVSS_83	S43	AVSS_147	VSS_180	R59	AVSS_200	C31	VSS_181	F55	W43	VSS_183	VSS_184	VSS_185			
R65	AVSS_83	AVSS_84	AB53	AVSS_85	S44	AVSS_148	VSS_181	R60	AVSS_201	C32	VSS_182	F56	W44	VSS_184	VSS_185	VSS_186			
R66	AVSS_85	AVSS_86	AB54	AVSS_87	S45	AVSS_149	VSS_182	R61	AVSS_202	C33	VSS_183	F57	W45	VSS_185	VSS_186	VSS_187			
R67	AVSS_87	AVSS_88	AB55	AVSS_89	S46	AVSS_150	VSS_183	R62	AVSS_203	C34	VSS_184	F58	W46	VSS_186	VSS_187	VSS_188			
R68	AVSS_89	AVSS_90	AB56	AVSS_91	S47	AVSS_151	VSS_184	R63	AVSS_204	C35	VSS_185	F59	W47	VSS_187	VSS_188	VSS_189			
R69	AVSS_91	AVSS_92	AB57	AVSS_93	S48	AVSS_152	VSS_185	R64	AVSS_205	C36	VSS_186	F60	W48	VSS_188	VSS_189	VSS_190			
R70	AVSS_93	AVSS_94	AB58	AVSS_95	S49	AVSS_153	VSS_186	R65	AVSS_206	C37	VSS_187	F61	W49	VSS_189	VSS_190	VSS_191			
R71	AVSS_95	AVSS_96	AB59	AVSS_97	S50	AVSS_154	VSS_187	R66	AVSS_207	C38	VSS_188	F62	W50	VSS_190	VSS_191	VSS_192			
R72	AVSS_97	AVSS_98	AB60	AVSS_99	S51	AVSS_155	VSS_188	R67	AVSS_208	C39	VSS_189	F63	W51	VSS_191	VSS_192	VSS_193			
R73	AVSS_99	AVSS_100	AB61	AVSS_101	S52	AVSS_156	VSS_189	R68	AVSS_209	C40	VSS_190	F64	W52	VSS_192	VSS_193	VSS_194			
R74	AVSS_101	AVSS_102	AB62	AVSS_103	S53	AVSS_157	VSS_190	R69	AVSS_210	C41	VSS_191	F65	W53	VSS_193	VSS_194	VSS_195			
R75	AVSS_103	AVSS_104	AB63	AVSS_105	S54	AVSS_158	VSS_191	R70	AVSS_211	C42	VSS_192	F66	W54	VSS_194	VSS_195	VSS_196			
R76	AVSS_105	AVSS_106	AB64	AVSS_107	S55	AVSS_159	VSS_192	R71	AVSS_212	C43	VSS_193	F67	W55	VSS_195	VSS_196	VSS_197			
R77	AVSS_107	AVSS_108	AB65	AVSS_109	S56	AVSS_160	VSS_193	R72	AVSS_213	C44	VSS_194	F68	W56	VSS_196	VSS_197	VSS_198			
R78	AVSS_109	AVSS_110	AB66	AVSS_111	S57	AVSS_161	VSS_194	R73	AVSS_214	C45	VSS_195	F69	W57	VSS_197	VSS_198	VSS_199			
R79	AVSS_111	AVSS_112	AB67	AVSS_113	S58	AVSS_162	VSS_195	R74	AVSS_215	C46	VSS_196	F70	W58	VSS_198	VSS_199	VSS_200			
R80	AVSS_113	AVSS_114	AB68	AVSS_115	S59	AVSS_163	VSS_196	R75	AVSS_216	C47	VSS_197	F71	W59	VSS_199	VSS_200	VSS_201			
R81	AVSS_115	AVSS_116	AB69	AVSS_117	S60	AVSS_164	VSS_197	R76	AVSS_217	C48	VSS_198	F72	W60	VSS_200	VSS_201	VSS_202			
R82	AVSS_117	AVSS_118	AB70	AVSS_119	S61	AVSS_165	VSS_198	R77	AVSS_218	C49	VSS_199	F73	W61	VSS_201	VSS_202	VSS_203			
R83	AVSS_119	AVSS_120	AB71	AVSS_121	S62	AVSS_166	VSS_199	R78	AVSS_219	C50	VSS_200	F74	W62	VSS_202	VSS_203	VSS_204			
R84	AVSS_121	AVSS_122	AB72	AVSS_123	S63	AVSS_167	VSS_200	R79	AVSS_220	C51	VSS_201	F75	W63	VSS_203	VSS_204	VSS_205			
R85	AVSS_123	AVSS_124	AB73	AVSS_125	S64	AVSS_168	VSS_201	R80	AVSS_221	C52	VSS_202	F76	W64	VSS_204	VSS_205	VSS_206			
R86	AVSS_125	AVSS_126	AB74	AVSS_127	S65	AVSS_169	VSS_202	R81	AVSS_222	C53	VSS_203	F77	W65	VSS_205	VSS_206	VSS_207			
R87	AVSS_127	AVSS_128	AB75	AVSS_129	S66	AVSS_170	VSS_203	R82	AVSS_223	C54	VSS_204	F78	W66	VSS_206	VSS_207	VSS_208			
R88	AVSS_129	AVSS_130	AB76	AVSS_131	S67	AVSS_171	VSS_204	R83	AVSS_224	C55	VSS_205	F79	W67	VSS_207	VSS_208	VSS_209			
R89	AVSS_131	AVSS_132	AB77	AVSS_133	S68	AVSS_172	VSS_205	R84	AVSS_225	C56	VSS_206	F80	W68	VSS_208	VSS_209	VSS_210			
R90	AVSS_133	AVSS_134	AB78	AVSS_135	S69	AVSS_173	VSS_206	R85	AVSS_226	C57	VSS_207	F81	W69	VSS_209	VSS_210	VSS_211			
R91	AVSS_135	AVSS_136	AB79	AVSS_137	S70	AVSS_174	VSS_207	R86	AVSS_227	C58	VSS_208	F82	W70	VSS_210	VSS_211	VSS_212			
R92	AVSS_137	AVSS_138	AB80	AVSS_139	S71	AVSS_175	VSS_208	R87	AVSS_228	C59	VSS_209	F83	W71	VSS_211	VSS_212	VSS_213			
R93	AVSS_139	AVSS_140	AB81	AVSS_141	S72	AVSS_176	VSS_209	R88	AVSS_229	C60	VSS_210	F84	W72	VSS_212	VSS_213	VSS_214			
R94	AVSS_141	AVSS_142	AB82	AVSS_143	S73	AVSS_177	VSS_210	R89	AVSS_230	C61	VSS_211	F85	W73	VSS_213	VSS_214	VSS_215			
R95	AVSS_143	AVSS_144	AB83	AVSS_145	S74	AVSS_178	VSS_211	R90	AVSS_231	C62	VSS_212	F86	W74	VSS_214	VSS_215	VSS_216			
R96	AVSS_145	AVSS_146	AB84	AVSS_147	S75	AVSS_179	VSS_212	R91	AVSS_232	C63	VSS_213	F87	W75	VSS_215	VSS_216	VSS_217			
R97	AVSS_147	AVSS_148	AB85	AVSS_149	S76	AVSS_180	VSS_213	R92	AVSS_233	C64	VSS_214	F88	W76	VSS_216	VSS_217	VSS_218			
R98	AVSS_149	AVSS_150	AB86	AVSS_151	S77	AVSS_181	VSS_214	R93											

RK3588_E (OSC/PLL/PMUIO1)

Note:
Adjusted the load capacitance according to the crystal specification.


The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.


$CL = (CL1 * CL2 / (CL1 + CL2)) + PCB\ strays$
Total CL<12pF




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3588_F (PMUIO2)






RK3588_C (EMMCIO Domain)



RK3588 D (VCCIO2 Domain)

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21			
File:	13.RK3588_Flash/SD Controller			
Date:	Tuesday, December 28, 2021		Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Sheet:	13 of 43

RK3588_Q/R(MIPI_D/C_PHY0/1)




RK3588
BGA1088_23R00X23R00X2R00


If not used,
Signal:leave floating
Power: leave floating



RK3588
BGA1088_23R00X23R00X2R00



RK3588_P(MIPI_CSI_RX_PHY)



RK3588
BGA1088_23R00X23R00X2R00

If not used,
Signal:leave floating
Power: leave floating or tie to VSS.

MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
		MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:

When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Power merging, capacitance sharing

Power merging, capacitance sharing

Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	16.RK3588_MIPI Interface		
Date:	Tuesday, December 28, 2021	Rev:	V2.1
Designed by:	ZhangZ	Reviewed by:	
Sheet	16 of 43		

RK3588_S (HDMI2.1 TX)




If not used,
Signal:leave floating
Power: Tie to VSS




Note:
The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

Note:
The controller only support AC coupled link In order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.
Switch on in HDMI2.0(TMDS) mode
Switch off in HDMI2.1(FRL) mode.

RK3588 T (HDMI20 RX)



If not used,
Signal:leave floating
Power: leave floating or tie to VSS



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21


File: 17.RK3588_HDMI/eDP Interface

Date: Tuesday, December 28, 2021 Rev: V2.1

Designed by: Zhangtz Reviewed by: Sheet: 17 of 43

RK3588_N (PCIE20)


If not used,
Signal:leave floating
Power: Tie to VSS



Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3588_O (PCIE30)

Note:
Only PCIE30 Controller 0
support RC and EP,Other
controller only support RC
Mode.




Note:
If Port0 and Port1 are not used,
Port0 and Port1 REF_CLKP/N: Leave floating or tie to VSS
Port0 and Port1 Other Signal: Leave floating
Port0 and Port1 Power: Leave floating or tie to VSS

If Port0 is used ,Port1 is not used,
Port1 REF_CLKP/N: Leave floating or tie to VSS
Port1 Other Signal: Leave floating
Port1 Power: Must supply power

If Port1 is used ,Port0 is not used,
Port0 REF_CLKP/N: Leave floating or tie to VSS
Port0 Other Signal: Leave floating
Port0 Power: Must supply power

09J



U1000K



U1000I



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21
----------	--------------------------------

File:	19.RK3588_1.8V/ 3.3V GPIO		

Date:	Tuesday, December 28, 2021			Rev:	V2.1
Designed by:	Zhanotz	Reviewed by:		Sheet:	19 of 43


12V/3A DCIN

With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe




SATA Power


The current is estimated according to the actual number of SATA. High power switching separate power supply is recommended for more than 2




VCC4V0_SYS



VCC5V0_SYS




VCC_1V1_NLDO




Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	20.Power_DC IN		
Date:	Tuesday, December 28, 2021	Rev:	V2.1
Designed by:	Zhangtz	Reviewed by:	Default
Sheet:	20	of 43	


PMIC RK806-1 BUCK



PMIC RK806-1 Managerment




PMIC RK806-1 LDO







VDD_CPU_BIG0




VDD_CPU_BIG1



VDD_NPU






RTC IC



Address:Read A3H,Write A2H


LPDDR4/4X





Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21				
File:	40.Flash-eMMC Flash				
Date:	Tuesday, December 28, 2021			Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	25 of 43

SPI Flash



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21



File: 43.Flash-SPI FLASH(Optional)

Date: Tuesday, December 28, 2021 Rev: V2.1

Designed by: Zhangdz Reviewed by: Default Sheet: 26 of 43

MIPI-CSIO_RX

MIPI-CSI1_RX






Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	47.VI-Camera_MIPI-CSI		
Date:	Tuesday, December 28, 2021	Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	
		Sheet:	27 of 43




HDMI TX0

- >>>HDMI0_TX0P_PORT
- >>>HDMI0_TX0N_PORT
- >>>HDMI0_TX1P_PORT
- >>>HDMI0_TX1N_PORT
- >>>HDMI0_TX2P_PORT
- >>>HDMI0_TX2N_PORT
- >>>HDMI0_TX3P_PORT
- >>>HDMI0_TX3N_PORT
- <<<HDMI0_TX0P_PORT
- <<<HDMI0_TX0N_PORT
- <<<HDMI0_TX1P_PORT
- <<<HDMI0_TX1N_PORT
- <<<HDMI0_TX2P_PORT
- <<<HDMI0_TX2N_PORT
- <<<HDMI0_TX3P_PORT
- <<<HDMI0_TX3N_PORT



HDMI TX1

- >>>HDMI1_TX0P_PORT
- >>>HDMI1_TX0N_PORT
- >>>HDMI1_TX1P_PORT
- >>>HDMI1_TX1N_PORT
- >>>HDMI1_TX2P_PORT
- >>>HDMI1_TX2N_PORT
- >>>HDMI1_TX3P_PORT
- >>>HDMI1_TX3N_PORT
- <<<HDMI1_TX0P_PORT
- <<<HDMI1_TX0N_PORT
- <<<HDMI1_TX1P_PORT
- <<<HDMI1_TX1N_PORT
- <<<HDMI1_TX2P_PORT
- <<<HDMI1_TX2N_PORT
- <<<HDMI1_TX3P_PORT
- <<<HDMI1_TX3N_PORT



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21

File: 50.VO-HDMI2.1_TX

Date: Tuesday, December 28, 2021


Designed by: Zhengtz

Reviewed by:

Rev: V2.1

Sheet: 28 of 43

DP to HDMI2.0 TX



Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd




Project: RK_NVR_DEMO1_RK3588_LP4/4x_V21



File:	51.VO-HDMI2.0 TX(DP to HDMI)
--------------	-------------------------------------

Date:	Tuesday, December 28, 2021	Rev:	V2.1

Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	29 of 43
--------------	---------	--------------	---------	--------	----------







VCC3_V3

VCCIO_PHY1


Close to PIN28

VCC3_V3

VCC3V3_PHY1

Close to PIN11,40


Close to PIN29



Rockchip Confidential



Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	70.Audio Port		
Date:	Tuesday, December 28, 2021	Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	33 of 43		




NOTES: The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.

NOTES: The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.


NOTES: The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.

NOTES: The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.


NOTES: The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.



DV33=35.4mA
AV33S=81.4mA
DV12=20.3mA
AV12X=38.9mA




SATA PM1 Port1




NOTES:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.

SATA PM1 Port2




NOTES:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.

SATA PM1 Port0




NOTES:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.

SATA PM1 Port3



NOTES:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.

SATA PM1 Port4





NOTES:The SATA differential trace impedance is 100 OHM.
The SATA trace length is less than 5 inch.



<<PCI30_PORT0_REFCLOCK_IN
 <<PCI30_PORT0_REFCLOCK_IN
 <<PCI30_PORT0_TX0P
 <<PCI30_PORT0_TX0N
 <<PCI30_PORT0_RX0P
 <<PCI30_PORT0_RX0N
 <<PCI30_PORT0_TX1P
 <<PCI30_PORT0_TX1N
 <<PCI30_PORT0_RX1P
 <<PCI30_PORT0_RX1N
 <<PCI30_PORT1_REFCLOCK_IN
 <<PCI30_PORT1_REFCLOCK_IN
 <<PCI30_PORT1_TX2P
 <<PCI30_PORT1_TX2N
 <<PCI30_PORT1_RX2P
 <<PCI30_PORT1_RX2N
 <<PCI30_PORT1_TX3P
 <<PCI30_PORT1_TX3N
 <<PCI30_PORT1_RX3P
 <<PCI30_PORT1_RX3N
 <<PCI30X4_CLKREQQ_M1_L
 <<PCI30X4_WAREQ_M1_L
 <<PCI30X4_WAREQ_M1_L
 <<PCI30X4_WAREQ_M1_L
 <<PCI30X4_PBSMT_I_GP103_C7
 <<PCI30x4_PBSMN_B_GP103_D5




PCIe3.0 x 4Lanes





PI6C_S2	PI6C_S1	PI6C_S0	Spread %	Out Freq
0	0	0	-0.5	100MHz
0	0	1	-1.0	100MHz
0	1	0	-1.5	100MHz
0	1	1	No Spread	100MHz




If board target trace impedance is 50ohm
 then R = 475ohm providing an IREF of 2.32 mA . The output current (IOH) is 6 * IREF .
 6x2.32X50=696mV







Work_LED




Ethernet_LED



HDD_LED




Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	90.IR Receiver/LED		
Date:	Tuesday, December 28, 2021		Rev: V2.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	37 of 43




Debug UART2

Option1




Option2

It is recommended to reserve this circuit for debug of actual products




Debug ARM JTAG

It is recommended not to delete it
to facilitate debug



Debug MCU JTAG
or UART5




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	91.Debug UART/JTAG		
Date:	Tuesday, December 28, 2021		Rev: V2.1
Designed by:	Zhanggz	Reviewed by:	Default
		Sheet:	38 of 43

RECOVERY_Key


It is recommended to keep the circuit for the actual product update firmware



Reset_Key



Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	92.KEY		
Date:	Tuesday, December 28, 2021	Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default
		Sheet:	39 of 43

<< SARADC_VIN5_HW_ID

HW_ID



SARADC_VIN1	Up Resistance	Down Resistance	AD value
HW_ID0	10K	DNP	4095
HW_ID1	10K	110K	3754
HW_ID2	20K	100K	3413
HW_ID3	33K	100K	3079
HW_ID4	18K	36K	2730
HW_ID5	36K	51K	2400
HW_ID6	51K	51K	2048
HW_ID7	51K	36K	1695
HW_ID8	36K	18K	1365
HW_ID9	100K	33K	1016
HW_ID10	100K	20K	683
HW_ID11	110K	10K	341
HW_ID12	DNP	10K	0



V10

V21

Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd			
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	93.HW_ID		
Date:	Tuesday, December 28, 2021	Rev:	V2.1
Designed by:	Zhangdz	Reviewed by:	Default
Sheet:	40	of	43

>>UART0_TX_M2
 <<UART0_RX_M2
 >>UART3_TX_M2
 <<UART3_RX_M2





Pin1:DCD,<---,Data Carrier Detect
 Pin2:RXD,<---,Receive Data
 Pin3:TXD,<---,Transmit Data
 Pin4:DTR,<---,Data Terminal Ready
 Pin5:COM
 Pin6:DSR,<---,Data Set Ready
 Pin7:RTS,<---,Request to Send
 Pin8:CTS,<---,Clear to Send
 Pin9:RI ,<---,Ring Indicator

Power-test





Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	98.Power Test		
Date:	Tuesday, December 14, 2021		Rev: V2.1
Designed by:	Zhangdz	Reviewed by:	<Checker>
		Sheet:	42 of 43



SMTSO9900
SMTSO3050CTJ
SMTSO_M3_C4R1_C6R0_L5R0




TOP Mark



BOTTOM Mark



Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK_NVR_DEMO1_RK3588_LP4/4x_V21		
File:	99.Mark/Hole/Heatsink		
Date:	Tuesday, December 28, 2021		Rev: V2.1
Designed by:	Zhangdz	Reviewed by: Default	Sheet: 43 of 43