MICRO LOGIC CORP.
3
HACKENSACK N.I

6502 (65XX)

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO® CHART

Effect on Flags

ADC AND

ASL

RIT

BRK

CLC

CLD

CLI

CLV CMP

CPX

CPY

DEC

DEX

DEY

FOR

INC

INX

INY

LDA

LDX

LDY LSR

ORA

PLA

PLP

ROL

ROR

RTI

SBC

SEC

SED

SEI

TAX

TAY

TSX

TXA

TYA

NV - BDIZC NV - - - - Z C (1) N - - - - Z -

N----ZC

---1-1--

- - - - - 0

----0---

- - - - 0 - -

- 0 - - - - -

N - - - - Z C

N - - - - Z C

N - - - - Z -

N - - - - Z -

N----Z-

N - - - - Z -

N - - - - Z -

N - - - - Z -

N - - - - Z -

N - - - - Z -

N - - - - Z -

N - - - - Z -

0 - - - - Z C

N - - - - Z -

N - - - - 7 -NV - BDIZC

N - - - - Z C

N - - - - Z C

NV - BDIZC

. 1 . .

N - - - - Z -

N - - - - Z -

N - - - - Z -

N - - - - Z -

N - - - - Z -

1) If in decimal mode Z flag is invalid.

N = data bit 7 V = data bit 6

 $\overline{3}$ $\overline{C} = borrow$

Z = AND result

Note: unlisted instructions

have no effect on flags

NV - - - - Z C3

NV - - - Z - 2

	LSD-	-			۲	lex to		ruction		onver	sion						
	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	
0-	BRK	ORA (n,X)			TRB n	ORA	ASL		PHP	ORA #n	ASL		TRB nn	ORA	ASL		0-
1-	BPL n	ORA (n),Y	ORA (n)		TSB n	ORA n,X	ASL n,X		CLC	ORA nn, Y	INC		TSB nn	ORA nn,X	ASL nn,X		1-
2-	JSR nn	AND (n,X)			BIT	AND	ROL		PLP	AND #n	ROL		BIT	AND	ROL		2-
3-	BMI n	AND (n),Y	AND (n)		BIT n,x	AND n,X	ROL n,X		SEC	AND nn,Y	DEC		BIT nn,x	AND nn,X	ROL nn,X		3-
4-	RTI	EOR (n,X)				EOR	LSR		PHA	EOR #n	LSR		JMP nn	EOR	LSR		4-
5-	BVC n	EOR (n),Y	EOR (n)			EOR n,X	LSR n,X		CLI	EOR nn,Y	PHY			EOR nn,X	LSR nn,X		5-
6-	RTS	ADC (n,X)			STZ n	ADC	ROR		PLA	ADC #n	ROR		JMP (nn)	ADC	ROR		6-
7-	BVS n	ADC (n).Y	ADC (n)		STZ n,x	ADC n,X	ROR n,X		SEI	ADC nn,Y	PLY		JMP nn,x	ADC nn,X	ROR nn,X		7-
8-	BRA	STA (n,X)			STY	STA	STX		DEY	BIT #n	TXA		STY	STA	STX		8-
9-	BCC n	STA (n),Y	STA (n)		STY n,X	STA n.X	STX n,Y		TYA	STA nn,Y	TXS		STZ nn	STA nn,X	STZ nn,X		9-
A-	LDY #n	LDA (n,X)	LDX #n		LDY	LDA	LDX		TAY	LDA #n	TAX		LDY	LDA	LDX		A-
B-	BCS n	LDA (n),Y	LDA (n)		LDY n,X	LDA n,X	LDX n,Y		CLV	LDA nn,Y	TSX		LDY nn,X	LDA nn,X	LDX nn,Y		B-
C-	CPY #n	CMP (n,X)			CPY	CMP	DEC		INY	CMP #n	DEX		CPY	CMP	DEC		C-
D-	BNE n	CMP (n),Y	CMP (n)			CMP n,X	DEC n,X		CLD	CMP nn,Y	PHX			CMP nn,X	DEC nn,X		D-
E-	CPX #n	SBC (n,X)			CPX	SBC	INC n		INX	SBC #n	NOP		CPX	SBC	INC		E-
F-	BEQ	SBC (n),Y	SBC (n)			SBC n,X	INC n,X		SED	SBC nn,Y	PLX			SBC nn,X	INC nn,X		F-
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	

Addressing Modes

Note: Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus, in hex, JMP \$1234 is: 4C 34 12.

FORM	ADDRESSING	DESCRIPTION
nn	Absolute	Location nn holds data.
nn,X	Absolute X	Location nn+X holds data.
nn,Y	Absolute Y	Location nn+Y holds data.
Α	Accumulator	Accumulator holds data.
#n	Immediate	n is data.
(n,X)	Ind X	Location n+X and next of page 0 hold address of data.*,**
(n), Y	Ind Y	Address of data is Y + address held by location n and next of page 0.**
(nn)	Indirect	Location nn and next hold adddress to jump to.
n	Relative	Address to jump to is n + address of next instruction, with n treated as a signed numbe
n	Zero Page	Location n of page 0 holds data.
n,X	Zero Page X	Location n+X of page 0 holds data.
n,Y	Zero Page Y	Location n+Y of page 0 holds data.

*n+X is computed discarding any carry *'2 bytes must not cross page boundary.

	Hex and Decimal Conversion																
	LSI	\rightarrow															
	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	2
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	3
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	4
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	5
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	6
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	7
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	8
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	9
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	Α
В	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	В
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	С
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	D
Ε	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	Ε
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	F
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	

ASCII Character Set

П		MSD	0	1	2	3	4	5	6	7	П
П	LSI		000	001	010	011	100	101	110	111	П
П	0	0000	NUL	DLE	SP	0	@	P	,	р	П
П	1	0001	SOH	DC1	!	1	Α	Q	a	q	П
П	2	0010	STX	DC2	"	2	В	R	b	r	П
П	3	0011	ETX	DC3	#	3	C	S	С	S	
П	4	0100	EOT	DC4	\$	4	D	Т	d	t	П
П	5	0101	ENQ	NAK	%	5	E	U	е	u	П
Н	6	0110 ACK		SYN	&	6	F	٧	f	v	П
П	7	0111	BEL	ETB	,	7	G	W	g	w	П
П	8	1000	BS	CAN	(8	Н	X	h	X	П
П	9	1001	HT	EM)	9	1	Y	i	У	П
П	Α	1010	LF	SUB		:	J	Z	j	Z	П
П	В	1011	VT	ESC	+	;	K	[k	1	П
ı	C	1100	FF	FS	,	<	L	1	1	1	
ı	D	1101	CR	GS	-	=	M]	m	}	
ı	E	1110	SO	RS		>	N	1	n	~	
П	F	1111	SI	US	1	?	0	-	0	DEL	

CEOO Dine

6502 Pins											
Vss RDY Ø1(OUT) IRO NC NMI SYNC Vcc AB0 AB1 AB2 AB3 AB4 AB5 AB6 AB7		1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25		RES Ø2(OUT) S.O. Ø0(IN) NC NC R/W DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 AB15						
AB8		17	24	P	AB14						
AB9		18	23	P	AB13						
AB10		19	22	2	AB12						
AB11	\neg	20	21	P	Vss						

Memory Map

ZERO PAGE DATA	0000 00FF 0100
STACK.	01FF
RAM I/O ROM	0200 FFF9
NMI VECTOR	FFFA&B
RESVECTOR	FFFC&D
IRQ VECTOR	FFFE&F

'In systems with < 512 bytes of RAM the hardware can ignore signal AB8, moving stack into page zero.

Status Flags

MSB LSB
N=negative result V=overflow B=BRK instruction D=decimal mode I=IRQ disable Z=zero result C=carry=borrow

Note: above is true when flag = 1.

Overflow normally signifies signed arithmetic result is out of range.

When D=1, only ADC and SBC use decimal (BCD) arithmetic.

Interrupts

IRQ is low level sensitive.

NMI is falling edge sensitive.

Reset sets I=1.

- errupts are processed by:

 1. Push PC of unexecuted instruction.
- Push P.

pushed first.

ROR instruction.

compatible family. This card is based on specifications from MOS Technology, Inc.

Jump via appropriate vector

S points to next free byte of stack.

Miscellaneous

Stack push decrements S.

Pre 6/76 chips have no

In pushing PC, high byte is

Registers

A	ACCUMULATOR
V	V INDEX BEG

X X INDEX REG

PROGRAM COUNTER PC S STACK PNTR

FLAGS

65XX is a totally software A, Y, X, S, P - 1 byte. Only PC is 2 bytes.

Abbreviations

number of Bytes = number of Cycles. also Carry. C

= 1 byte quantity = 2 byte quantity

IRQ = Interrupt ReQuest = Non Maskable Interrupt = RESet eXclusive OR XOR (00>0 01>1 10>1 11>0)

A,P,S,X,Y,PC=see "Registers" N,V,B,D,I,Z,C = see "Status Flags" .#\$@%'(); = see "Assembler Symbols"

Unsigned

Comparisons

example: CMP # n A < n BCC YES A = n BEQ YES A > n BCC NO BNE YES

A ≥ n BCS YES A ≠ n BNE YES A ≤ n BCC YES BEQ YES YES represents labe

YES represents label for code to be executed if condition is true. For > & \le , test requires both instructions.

Internally, A-n is computed to determine N,Z,C flags.

6502 (65XX)

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO ® **CHART**

DO NOT PLACE ON HOT SURFACES

Copyrighted and published by Micro Logic Corp, POB 174, Hackensack, NJ 07602. Dealer, school, catalogue, club, premium, and OEM inquiries welcome. End user comments invited. Printed in U.S.A. World copyrighted. All rights reserved.

WHILE PREPARED WITH EXTREME CARE.
THERE ARE NO WARRANTIES EXPRESS
OR IMPUED AS TO MERCHANTABILITY
OR FITNESS FOR PURPOSE.

#101B

INSTRUCTION SET

				_		INSTRU	C	TION SET		_				
	INSTRUCTION	OP	C	В	DESCRIPTION	ADDRESSING		INSTRUCTION	OP	C	В	DESCRIPTION		ADDRESSING
	ADC #n ADC nn ADC n ADC (n,X) ADC (n),Y ADC n,X ADC nn,X ADC nn,X	69 6D 65 61 71 75 7D 79	2 4 3 6 5+ 4+ 4+	2 3 2 2 2 2 3 3	Add with carry to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y		LDA #n LDA nn LDA n LDA (n,X) LDA (n),Y LDA n,X LDA nn,X LDA nn,Y	A9 AD A5 A1 B1 B5 BD B9	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 2 3 3	Load A Load A Load A Load A Load A Load A Load A Load A)	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y
A	AND #n AND nn AND n AND (n,X) AND (n),Y AND n,X AND nn,X AND nn,X	29 2D 25 21 31 35 3D 39	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 3 3	AND to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y	L	LDX #n LDX nn LDX n LDX nn,Y LDX n,Y LDY #n LDY nn LDY n	A2 AE A6 BE B6 A0 AC A4	2 4 3 4+ 4 2 4 3	2 3 2 3 2 2 3 2	Load X Load X Load X Load X Load X Load Y Load Y Load Y		Immediate Absolute Zero Page Absolute Y Zero Page Y Immediate Absolute Zero Page
	ASL nn ASL n ASL A ASL n,X ASL nn,X	0E 06 0A 16 1E	6 5 2 6 7	3 2 1 2 3	Arithmetic shift left Arithmetic shift left Arithmetic shift left Arithmetic shift left Arithmetic shift left	Absolute Zero Page Accumulator Zero Page X Absolute X		LDY n,X LDY nn,X LSR nn LSR n LSR A LSR n,X	B4 BC 4E 46 4A 56	4 4+ 6 5 2 6	3 2 1 2	Load Y Load Y Logical shift right Logical shift right Logical shift right Logical shift right		Zero Page X Absolute X Absolute Zero Page Accumulator Zero Page X
В	BCC n BCS n BEQ n BNE n BNI n BPL n BVC n BVS n	90 B0 F0 D0 30 10 50 70	2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+	2 2 2 2 2 2 2	Branch if carry clear (C=0) Branch if carry set (C=1) Branch if equal (Z=1) Branch if not equal (Z=0) Branch if minus (N=1) Branch if plus (N=0) Branch if ovfl clear (V=0) Branch if ovfl set (V=1)	Relative Relative Relative Relative Relative Relative Relative Relative Relative	N 0	LSR nn,X	5E EA 09 0D 05 01 11	7 2 2 4 3 6 5+	3 2 2 2 2	No operation OR to A		Absolute X None Immediate Absolute Zero Page Ind X Ind Y
	BIT nn BIT n	2C 24	3	3 2	AND with A (A unchanged) AND with A (A unchanged)	Absolute Zero Page		ORA n,X ORA nn,X ORA nn,Y	15 1D 19	4 4+ 4+	3	OR to A OR to A OR to A		Zero Page X Absolute X Absolute Y
	CLC CLD CLI CLV	00 18 D8 58 B8	7 2 2 2 2	1 1 1 1 1 1	Break (force interrupt) Clear carry Clear decimal mode Clear IRQ disable Clear overflow	None None None None None	P	PHA PHP PLA PLP	48 08 68 28	3 4 4	1 1 1 1	Push A onto stack Push P onto stack Pull (pop) A from stac Pull (pop) P from stac	k	None None None
С	CMP #n CMP nn CMP n CMP (n,X) CMP (n),Y CMP n,X CMP nn,X	C9 CD C5 C1 D1 D5 DD	2 4 3 6 5+ 4 4+	2 3 2 2 2 2 3	Compare with A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X	R	ROL nn ROL n ROL n,X ROL nn,X ROR nn ROR n ROR A	2E 26 2A 36 3E 6E 66 6A	6 5 2 6 7 6 5 2	3 2 1 3 2 1	Rotate left through control of the Rotate left through control of Rotate left through control of Rotate left through control of Rotate right through Rotate right through Rotate right through Rotate right through	arry arry arry arry carry carry carry	Absolute Zero Page Accumulator Zero Page X Absolute X Absolute Zero Page Accumulator
	CMP nn,Y CPX #n CPX nn CPX n	E0 EC E4	2 4 3	2 3 2	Compare with X Compare with X Compare with X Compare with X	Absolute Y Immediate Absolute Zero Page		ROR n,X ROR nn,X RTI RTS	76 7E 40 60	6 7 6 6	2 3 1 1	Rotate right through Rotate right through Return from interrupt Return from subrouti	carry	Zero Page X Absolute X None None
	CPY #n CPY nn CPY n	CO CC C4	2 4 3	2 3 2	Compare with Y Compare with Y Compare with Y	Immediate Absolute Zero Page		SBC #n SBC nn SBC n SBC (n,X)	E9 ED E5 E1	2 4 3 6	2 3 2 2	Subtract with borrow Subtract with borrow Subtract with borrow Subtract with borrow	from A from A from A	Immediate Absolute Zero Page Ind X
D	DEC nn DEC n DEC n,X DEC nn,X	CE C6 D6 DE	6 5 6 7	3 2 2 3	Decrement by one Decrement by one Decrement by one Decrement by one	Absolute Zero Page Zero Page X Absolute X		SBC (n),Y SBC n,X SBC nn,X SBC nn,Y	F1 F5 FD F9	5+ 4 4+ 4+	2 3 3	Subtract with borrow Subtract with borrow Subtract with borrow Subtract with borrow	from A from A	Ind Y Zero Page X Absolute X Absolute Y
	DEX DEY	CA 88	2 2	1	Decrement X by one Decrement Y by one	None None		SEC SED SEI	38 F8 78	2 2	1 1 1	Set carry Set decimal mode Set IRQ disable		None None None
E	EOR #n EOR nn EOR n EOR (n,X) EOR (n),Y EOR n,X EOR nn,X EOR nn,X	49 4D 45 41 51 55 5D 59	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 3 3	XOR to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y	S	STA nn STA n STA (n,X) STA (n),Y STA n,X STA nn,X STA nn,Y	8D 85 81 91 95 9D 99	4 3 6 6 4 5 5	3 2 2 2 3 3 3	Store A Store A Store A Store A Store A Store A		Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y Absolute
1	INC nn INC n INC n,X INC nn,X	EE E6 F6 FE	6 5 6 7	3 2 2 3	Increment by one Increment by one Increment by one Increment by one	Absolute Zero Page Zero Page X Absolute X		STX nn STX n STX n,Y STY nn STY n STY n,X	8E 86 96 8C 84 94	4 3 4 3 4	3 2 2 2	Store X Store X Store X Store Y Store Y Store Y		Zero Page Zero Page Y Absolute Zero Page Zero Page Zero Page
	INX INY	E8 C8	2	1	Increment X by one Increment Y by one	None None		TAX TAY	AA	2	1	Transfer A to X Transfer A to Y		None None
J	JMP nn JMP (nn)	4C 6C	3 5	3	Jump to new location Jump to new location	Absolute Indirect	Т	TSX TXA TXS	BA BA	2000	1 1	Transfer S to X Transfer X to A Transfer X to S		None None None
	JSR nn	20	6	3	Jump to subroutine	Absolute		TYA	98	2	1	Transfer Y to A		None
Instruction Notes					Shift Instructions	Added C	ycl	e Time		SS	eml	oler Symbols	Intenti	onally Blank

	ADC	A+DATA+C→A						
	BRK	Ignore I flag, Set B=1 Push return address+1 Push P Jump to IRQ vector						
ı	JSR	Push return address-1 Jump absolute						
П	RTI	Pop P, Pop PC						
П	RTS	Pop PC, Increment PC						
	SBC	A-DATA-C →A						

	MSB	LSB
ASL	C ←	← 0
LSR [→ C 0→	
ROL [_c +	
ROR [→ C → TT	

A (+) in the (C) column for branch instructions means: Add 0 if branch not taken. Add 1 if taken within page. Add 2 if taken across pages.

A (+) in the (C) column for other instructions means: Add 1 if indexing across page boundary.

- Assembler directive Immediate addressing
- \$ Hex number prefix @ Octal number prefix Binary number prefix
- ASCII character prefix Indirect addressing
 In col 1 for comment ()