
PM670/PME605 Power Management IC





Qualcomm Technologies, Inc.

Device description


The PM670/PME605 device is part of the dual PMIC solution that integrates wireless product's power management, general housekeeping, user interface, and IC-level interface support functions.

- Parallel charging using the SMB1355/SMB1390 companion IC
- USB Type-C support
- PBS 2.0 support
- System-clock and sleep-clock sources for entire chipset:
 - □ Two RF (low-noise) outputs
 - $\hfill\Box$ Three baseband (low-power) outputs
 - □ Sleep clock output
- System power management interface (SPMI) interface RCS support for interrupt communication

Key features (see Section 1.2 for details)

- Supports Qualcomm[®] Quick Charge[™] 2.0, Quick Charge 3.0, and Quick Charge 4.0
- Switching charging with Quick Charge 3.0 and Quick Charge 4.0 supports up to 3 A
- Fuel gauge (FG) and housekeeping ADCs
- Six SMPS and 18 low-dropout (LDO) linear regulators
- 38.4 MHz XO controller and XO outputs
- Sleep clock and a real-time clock (RTC) with alarm
 - SPMI
- Haptics
- 13 general-purpose input/output (GPIO) pins
- 219-pin wafer-level picoscale package (WLPSP)

PM670/PME605 high-level block diagram and 219 WLPSP package drawing



Confidential and Proprietary – Qualcomm Technologies, Inc.

NO PUBLIC DISCLOSURE PERMITTED: Please report postings of this document on public servers or websites to: DocCtrlAgent@qualcomm.com.

Restricted Distribution: Not to be distributed to anyone who is not an employee of either Qualcomm Technologies, Inc. or its affiliated companies without the express approval of Qualcomm Configuration Management.

Not to be used, copied, reproduced, or modified in whole or in part, nor its contents revealed in any manner to others without the express written permission of Qualcomm Technologies, Inc.

All Qualcomm products mentioned herein are products of Qualcomm Technologies, Inc. and/or its subsidiaries.

Contents

1	Introduction 3
2	Pin definitions 9
3	Electrical specifications 22
4	Mechanical information
	Carrier, storage, and handling information
6	PCB mounting guidelines
	Part reliability
8	Revision history

1 Introduction

Document updates

See the Revision history for details on the changes included in this revision.

2019-05-23-20-22-com

1.1 Functional block diagram




Figure 1-1 PM670/PME605 functional block diagram

1.2 PM670/PME605 features

NOTE: Some hardware features integrated within the PM670/PME605 must be enabled through the SDM IC software. See the latest version of the applicable software release notes to identify the enabled PMIC features.

Table 1-1 PM670/PME605 features

Feature	Capability			
Input power management	7			
Battery charger	Switching charger (SCHG) – switched mode battery charger with reverse boost mode capability			
	■ Highly efficient (91% peak efficiency) power conversion eliminates heat issues			
	 Supports Qualcomm Quick Charge 2.0, Quick Charge 3.0, and Quick Charge 4.0 for fast charging 			
	■ Supports parallel charging using the SMB1355/SMB1390 companion IC for increased efficiency and lower power dissipation at higher charge currents			
	■ High charging current during Quick Charge 3.0 and Quick Charge 4.0 supports up to 3 A			
	 Supports trickle charge, precharge, constant current charging, and constant voltage charging 			
	■ Single input path with automatic and programmable input current limit for universal USB/AC/DC adapter compatibility			
G	 Automatic power source detection, prioritization, and programmable input current limiting in accordance with the USB 3.1, Type-C, and USB PD specification 			
	■ Up to 750 mA charging output from a 500 mA USB port using TurboCharge™ mode			
	■ Differential battery voltage sense for decreased charge times			
	 Input/output current path control allows system operation with a deeply discharged or missing battery 			
	Intelligent Negotiation of Optimal Voltage (INOV) Gen 3 algorithm. Determines the minimum input voltage required to most efficiently charge the battery by dissipating the least amount of power using current and thermal (die/skin) sensors.			
	■ JEITA and JISC 8714 support			
	■ Real-time charge and discharge current measurement			
	■ 3.6 V to 10 V operating input voltage range (USB path)			
	■ 16 V (USB input) input voltage tolerance (nonoperating) with overvoltage protection (OVP)			
	■ USB On-The-Go (OTG) supports up to 1.5 A (USB OTG standard compliant and USB-IF ACA specification compliant)			
	■ Comprehensive protection features			
	 Automatic input current limit (AICL) algorithms for wireless and USB charging 			
	■ Hardware-controlled step charging algorithms			
Wireless charging support	■ Supports Qi/PMA charging through the DC_IN path			

Table 1-1 PM670/PME605 features (cont.)

Feature	Capability				
Fuel gauge	Advanced mixed algorithm with current and voltage monitoring				
	 Highly accurate battery state-of-charge estimation with aging and temperature correction 				
	■ 16-bit dedicated current ADC (15 bits plus sign bit), ± 8.5 A range with internal sensing				
	■ 15-bit dedicated voltage ADC				
	 10-bit infrastructure ADC for measuring BATT_THERM, AUX_THERM, BATT_ID, USB input current, and voltage 				
	 Hardware autonomous operation, reporting of the state of charge without algorithms running on the modem device 				
	■ Complete battery cycling not required to maintain accuracy				
	 Battery capacity learning and online equivalent series resistance (ESR) tracking 				
	Missing battery detection				
	Remote thermistor sensing				
<u> </u>	Battery current limiter (BCL) for platform concurrency management				
Output voltage regulation					
Switched-mode power supplies 1	Three: one at 2 A, two at 3 A				
HF-SMPS FT-SMPS	Three at 4 A each				
	0.01				
LDO linear regulators ²	18 total: NMOS at 1.2 A (two), 600 mA (four), PMOS at 600 mA (three), 300 mA (two), 150 mA (six), and 50 mA (one)				
Pseudocapless LDO designs	10 of 12 LDOs				
General housekeeping	20, 24,				
On-chip ADC	Shared housekeeping (HK) and XO support				
Analog multiplexing for ADC					
HK inputs	Many internal nodes and external inputs				
XO input	Dedicated pin (XO_THERM)				
Overtemperature protection	Multistage smart thermal control				
38.4 MHz oscillator support	XO (with on-chip ADC)				
XO controller and XO output	Five sets: three low-power baseband outputs and two low-noise RF outputs				
Special purpose clock outputs	Sleep clock; 19.2, 9.6, 4.8, 2.4, and 1.2 MHz, including low-power mode 2.4 MHz for MP3 (div_clk), through GPIO				
RTC	RTC clock circuits and alarms				
Internal clocks	Derived from system 38.4 MHz XO				
Programmable boot sequence	PBS 2.0 with one-time programmable (OTP) memory and RAM for power-on (PON), power-off (POFF), and reset sequences				

Table 1-1 PM670/PME605 features (cont.)

Feature	Capability			
User interfaces				
Haptics driver	 One full H-bridge power stage for driving haptics Bidirectional drive capability with support for active braking Support for eccentric rotating machines (ERM)/linear resonant actuators (LRA) Programmable PWM frequency from 25 kHz to 250 kHz, in 25 kHz steps Programmable LRA frequency from 50 Hz to 300 Hz, with a 0.5 Hz tuning resolution 6-bit control for output amplitude from 0 V to V_{max}, where V_{max} is configurable from 1.2 V to 3.6 V, in 100 mV steps for different LRAs Support for internal 8-bit LUT to store haptics pattern, repeat, and loop Dual PWM for double the effective switching frequency Automatic resonance tracking External input for audio/PWM mode support Short circuit detection and current limit protection 			
IC-level interfaces				
Primary status and control	Two-line SPMI			
Interrupt managers	Supported by SPMI			
Power sequencing	Power on, power off, and soft resets			
Battery UICC alarm (BUA) BUA for effective shutdown to prevent corruption of UICC on a badisconnection event				
Configurable I/Os	2 CH			
GPIO pins	 13 GPIO pins, configurable as digital inputs or outputs Some GPIOs have primary/alternate functions for IC-level interfacing 			
Package				
Size	5.64 × 5.05 × 0.53 mm			
Pin count and package type	219-pin WLPSP (0.35 mm pitch)			

- 1. These are the maximum current ratings of the SMPS regulators. The actual current capability of the SMPS regulators may be less, depending on its configuration, inductor selection, and/or headroom. Overall, the current capability of an SMPS regulator is aligned with system needs based on the power grid.
- 2. These are the maximum current ratings of the LDO regulators. The actual current capability of the LDO regulators may be less, depending on its configuration and/or headroom. Overall, the current capability of an LDO regulator is aligned with system needs based on the power grid.

1.3 Comparison between PM670 and PME605

	PM670	PME605		
Pairs with	SDM670, SDM710, QCS605, SXR1130	QCS603		
PON sequence	Differs			
Regulator summary and usage	Differs			
Companion PMIC	PM670A/PM670L/PM3003A PM8005			
Valid configuration	PM670 + PM670A/L + 2x PM3003A, when paired with QCS605/SXR1130/ SDM670/SDM710	PME605 + PM8005 when paired with QCS603		

2019 of 232 of port

2 Pin definitions

The PM670/PME605 is available in the 219 WLPSP – see Chapter 4 for package details. A high-level view of the pin assignments is shown in Figure 2-1.






Figure 2-1 PM670/PME605 pin assignments (top view)

2.1 I/O parameter definitions

Table 2-1 I/O parameter (pad type) definitions

Symbol	Symbol Description					
Pad attribute						
Al	Analog input					
AO	Analog output					
DI	Digital input (CMOS)					
DO	Digital output (CMOS)					
PI	Power input; a pin that handles 10 mA or more of current flow into the device					
PO	Power output; a pin that handles 10 mA or more of current flow out of the device					
Z	High-impedance (Hi-Z) output					
MV	Medium voltage					
LV	Low voltage					
GNDP	Power ground; a pad that handles 10 mA or more of current flow returning to ground. Layout considerations must be made for these pads.					
GNDC	Common ground; a pad that does not handle a significant amount of current flow, typically used for grounding digital circuits and substrates.					
Pad voltage gr	oupings					
V_INT	Internally generated supply voltage for some power-on circuits					
V_PAD	Supply for modem IC interfaces; connected internally to VDD_MSM_IO					
V_XBB	Supply for BB_CLKx output buffer; connected internally to VREG_BB_CLK					
V_XRF	Supply for RF_CLKx output buffers; connected internally to VREG_RF_CLK					
GPIO pin confi	gurations					
When configured as inputs, GPIO pins have configurable pull settings.						
NP	No internal pull enabled					
PU	Internal pull-up enabled					
PD	Internal pull-down enabled					
When configure voltage.	d as outputs, GPIO pins have configurable drive strengths that depend on the GPIO pad's supply					

2.2 Pin descriptions

Descriptions of all pins are presented in the following tables, organized by functional group:

- Table 2-2 Input power management
- Table 2-3 Output power management
- Table 2-4 General housekeeping
- Table 2-5 User interface
- Table 2-6 IC-level interfaces
- Table 2-7 General-purpose input/output
- Table 2-8 No connection pins
- Table 2-9 Power-supply pins
- Table 2-10 Common ground pins

Table 2-2 Pin descriptions – input power management functions

Pad #	Pad name and/or function	Pad type ¹	Functional description
Charger/O	TG interface	JP	10. Ca.
78, 79, 88, 89	USB_IN	PI, PO	Input power from the selected source, or output during USB-OTG. This is a power entry node for the charger and connects to the OVP circuitry.
49	USB_DP	AI/AO	USB data plus for power source detection only; the modem IC handles data transactions.
60	USB_DM	AI/AO	USB data minus for power source detection only; data transactions are handled by the modem device.
SCHG			
36	BOOT_CAP	AO	Charger bootstrap node for bootstrapping the charger start-up bias network with input power before starting the SCHG
14	BOOT_PWR	AO	Auxiliary 4.4 V to 5 V LDO output – 50 mA (minimum) output supply. Also used to supply BOOT_CAP.
103	QI_PMA_ON	DI	Active-high input indicating when a Qi/PMA wireless input is connected
56, 57, 67, 68	USB_IN_MID	AO	Mid-FET capacitor node for accurate current level sensing through OVP FETs of USB_IN; called a mid-FET capacitor due to its placement between the OVP FET and the high-side switching FET.
4, 16, 26, 38, 48	VBATT_PWR	PI, PO	Battery voltage node, connects to BATFET. Output is for charging, and input is for all other operations.
102	VBATT_SNS_P	Al	Battery voltage sense input plus. Connect to the battery positive remote sense node, or connect this directly to the battery positive node.

Table 2-2 Pin descriptions – input power management functions (cont.)

Pad #	Pad name and/or function	Pad type ¹	Functional description		
81	VBATT_SNS_M	Al	Battery voltage sense input minus. Connect to the battery negative remote sense node or connect this directly to the battery negative node.		
3, 15, 25, 37, 47	VPH_PWR	PI, PO	Primary system supply node; SCHG regulated node		
34, 35, 45, 46	VSW_CHG	РО	Charger SMPS switching node		
12, 13, 23, 24	PGND_CHG	GNDP	Specific ground for the SCHG. Layout considerations must be made for this pad.		
59	REF_GND_CHG	GNDP	Dedicated ground for the charger-specific master bandgap. Special considerations must be made to ensure that this ground is properly connected on the PCB.		
61	VCONN_EN	DO	Digital output to toggle the external FET gate drive.		
17	VCONN_IN	Al	An external 5 V supply is applied to this pin to support Type-C powered cables.		
144	ISNS_SMB_P	Al	Current sense plus from the external parallel charger.		
155	ISNS_SMB_M	Al	Current sense minus from the external parallel charger.		
5	CC1_ID	Al	OTG mode enable or CC1 pin for the USB Type-C connector (user programmable). This requires IEC protection.		
27	CC2	Al	CC2 pin for the USB Type-C connector. This requires IEC protection.		
39	CC_OUT	AO	1.8 V push-pull tri-state output indicating CC1 or CC2 connection (orientation)		
SCHG digi	tal signals	I			
90	STAT_CHG	DO	Status/fault/interrupt indicator. Indicates charging, fault status, or enable for parallel charging. Multiplexed static (fault) or pulsed output (IRQ). Programmable polarity.		
1, 2	LDO_CTRL	AO	No connect (NC)		
Fuel gauge/battery interface					
133	IBATT_SNS_M	Al	Connect to VBATT_PWR		
122	IBATT_SNS_P	Al	Connect to VBATT_PWR		
123	VREG_FG	AO	Bypass capacitor for the internal fuel gauge LDO. It is only used by the fuel gauge and must not be used as a general LDO output.		
112	VARB	AO	Internal LDO pin out for use with the fuel gauge only		
134	GND_FG	GNDP	Analog ground for the fuel gauge. LDO bypass capacitors connect here.		

Table 2-2 Pin descriptions – input power management functions (cont.)

Pad #	Pad name and/or function	Pad type ¹	Functional description
113	BATT_ID	Al	Battery ID input to the ADC and MIPI BIF interface. It can be used for missing battery detection.
166	BATT_THERM	Al	Battery temperature input to ADC for measuring the pack temperature. It is used for charger safe operation and BMS/FG.
156	BATT_THERM_BIAS	AO	Dedicated voltage source for BATT_THERM resistor network biasing.
177	AUX_THERM	Al	Temperature input to the ADC for the skin/remote thermistor.
145	AUX_THERM_BIAS	AO	Dedicated voltage source for AUX_THERM resistor network biasing.
157	BA_N	DO	Battery alarm open drain output. Part of the BCL system.
Wireless	power interface		40),
91	WIPWR_CHG_OK	DO	Connect to GND
92	WIPWR_RECHG	DO	No connect
80	DC_SNS	Al	Voltage sense for DC_IN path
99	DC_EN	DO	Enable the DC_IN path from the external power multiplexer or external FET control
100	USB_EN	DO	Enable the USB path from the external 28 V OVP
101	USB_SNS	Al	USB input voltage sense pin from the external 28 V OVP
Input pow	ver sources		
130	VPH_PWR_1	PI	System input power node generated by either the charger or battery
Coin cell	or keep-alive battery		-
64	VCOIN	AI, AO	Coin-cell battery/capacitor or backup battery charger supply and input. Last remaining available source to maintain xVdd backed registers.

^{1.} See Table 2-1 for pad voltage and type definitions.

Table 2-3 Pin descriptions – output power management functions

Pad #	Pad name and/or function	Pad type ¹	Functional description		
High-frequency buck SMPS circuits					
185, 197, 219	VSW_S4	PO	S4 SMPS switch node		

Table 2-3 Pin descriptions – output power management functions (cont.)

Pad #	Pad name and/or function	Pad type ¹	Functional description
174	VREG_S4	Al	S4 SMPS sense input
175, 186, 208	VDD_S4	PI	S4 SMPS supply power input
196, 207	GND_S4	GNDP	S4 SMPS power ground
142, 153	VSW_S5	PO	S5 SMPS switch node
162	VREG_S5	Al	S5 SMPS sense input
131, 141	VDD_S5	PI	S5 SMPS supply power input
163, 164	GND_S5	GNDP	S5 SMPS power ground
98, 109	VSW_S6	PO	S6 SMPS switch node
119	VREG_S6	Al	S6 SMPS sense input
120	VDD_S6	PI	S6 SMPS supply power input
97	GND_S6	GNDP	S6 SMPS power ground
Fast-transient be	uck SMPS circuits	11	J ,
75, 76, 77	VSW_S1	РО	S1 SMPS switch node
96	VREG_S1	Al	S1 SMPS sense input
65, 66	VDD_S1	PI	S1 SMPS supply power input
86, 87	GND_S1	GNDP	S1 SMPS power ground
107	VREF_NEG_S1	of Al no	S1 SMPS ground sense; route as differential pair with VREG_S1.
11, 22, 44, 54	VSW_S2	PO	S2 SMPS switch node
95	VREG_S2	Al	S2 SMPS sense input
33, 55	VDD_S2	PI	S2 SMPS supply power input
10, 32	GND_S2	GNDP	S2 SMPS power ground
85	VREF_NEG_S2	Al	S2 SMPS ground sense; route as differential pair with VREG_S2.
9, 31, 53	VSW_S3	РО	S3 SMPS switch node
74	VREG_S3	Al	S3 SMPS sense input
20, 42	VDD_S3	PI	S3 SMPS supply power input
21, 43	GND_S3	GNDP	S3 SMPS power ground
73	VREF_NEG_S3	Al	S3 SMPS ground sense; route as differential pair with VREG_S3.
LDO circuits	•	•	
205	VREG_L1	PO	L1 LDO regulated output
187	VREG_L2	РО	L2 LDO regulated output
176	VREG_L3	РО	L3 LDO regulated output
203	VREG_L5	РО	L5 LDO regulated output
215	VREG_L6	РО	L6 LDO regulated output

Table 2-3 Pin descriptions – output power management functions (cont.)

Pad #	Pad name and/or function	Pad type ¹	Functional description		
216	VREG_L7	PO	L7 LDO regulated output		
202	VREG_L8	PO	L8 LDO regulated output		
192	VREG_L9	РО	L9 LDO regulated output		
190	VREG_L10	РО	L10 LDO regulated output		
178	VREG_L11	PO	L11 LDO regulated output		
201	VREG_L12	PO	L12 LDO regulated output		
179	VREG_L13	РО	L13 LDO regulated output		
181	VREG_L14	РО	L14 LDO regulated output		
110	VREG_L15	РО	L15 LDO regulated output		
143	VREG_L16	РО	L16 LDO regulated output		
154	VREG_L17	РО	L17 LDO regulated output		
111	VREG_L18	РО	L18 LDO regulated output		
121	VREG_L19	PO	L19 LDO regulated output		
132	VDD_L15_16_17_18_19	PI	Power supply for L15, L16, L17, L18, and L19 LDOs		
165	VDD_L2_3	PI	Power supply for L2 and L3 LDOs		
191, 213	VDD_L8_9_10_11_12_ 13_14	Ph	Power supply for L8, L9, L10, L11, L12, L13, and L14 LDOs		
194, 204	VDD_L1_6_7	O Philip	Power supply for L1, L6, and L7 LDOs		
214	VDD_L5	PI	Power supply for L5 LDO		
BOB circuits	BOB circuits				
140	VREG_BOB	PI	Power supply from BOB		

^{1.} See Table 2-1 for pad voltage and type definitions.

Table 2-4 Pin descriptions – general housekeeping functions

Pad #	Pad name and/or function	Pad characteristics ¹		Functional description
	Voltage Type		Type	
HK/XO ADC and analog multiplexer circuits			uits	
182	XO_THERM	_	Al	XO thermistor resistor divider input
161	AMUX_1	_	Al	Analog multiplexer (AMUX) input 13 connected to AMUX channel 51; typically used for MSM™ thermistor readings
172	AMUX_2	_	Al	AMUX input 2 connected to AMUX channel 14; typically used for UFS thermistor readings
160	AMUX_3	_	Al	AMUX input 3 connected with AMUX channel 15; typically used for PA thermistor 1 readings
171	AMUX_4	_	Al	AMUX input 4 connected with AMUX channel 16; typically used for PA thermistor 2 readings

Table 2-4 Pin descriptions – general housekeeping functions (cont.)

Pad #	Pad name and/or function	Pa character		Functional description
	and/or function	Voltage	Туре	
150	AMUX_5	_	Al	AMUX input 5 connected with AMUX channel 17; typically used for quiet thermistor readings
193	GND_XOADC	-	GNDP	XO ADC reference ground, which should be routed as a thin trace to the XO ground island along with a connection to the main ground plane, where there are minimal temperature transients
183	ANA_IN	_	Al	PM670A/PM670L die temperature input
Sleep c	lock circuits			
128	SLEEP_CLK	V_PAD	DO	32 kHz sleep clock output to the modem IC
XO and	clock buffer circuits	1		
210	XTAL_IN	_	Al	19.2/38.4 MHz XO input
198	XTAL_OUT	_	AO	19.2/38.4 MHz XO output
211	VREG_XO	_	AO	Linear regulator for XTAL circuits (internal use only)
199, 209	GND_XO	-	GNDP	Exclusive ground for XTAL circuits, which connects directly to the main ground plane through a single dedicated via; this ground pad should not be shared with any other ground pads.
146	RF_CLK1	V_XRF	DO	38.4 MHz RF (low-noise) XO clock buffer output (1 of 2)
168	RF_CLK2	V_XRF	DO	38.4 MHz RF (low-noise) XO clock buffer output (2 of 2)
200	VREG_RF_CLK		AO	Linear regulator for RF_CLK circuits (internal use only)
148	BB_CLK1	V_XBB	DO	19.2 MHz baseband (low-power) XO clock buffer output (1 of 3)
136	BB_CLK2	V_XBB	DO	19.2 MHz baseband (low-power) XO clock buffer output (2 of 3)
137	BB_CLK3	V_XBB	DO	19.2 MHz baseband (low-power) XO clock buffer output (3 of 3)
158	BB_CLK1_EN	V_PAD	DI	Hardware control enable for the BB_CLK1 buffer when this pad is driven high by the modem IC for the CXO
189	VDD_XO_RFCLK	_	PI	Power supply for XO and RF clock buffer LDOs, powered from the S4 SMPS.
212	GND_RF	_	GNDP	Exclusive ground for all clock buffers, which connects directly to the main ground plane through a single dedicated via; this ground pad should not be shared with any other ground pads.
188	GND_XO_ISO	-	GNDP	XO clock circuit ground for shielding; use a single via directly to the main ground plane; this ground pad should not be shared with any other ground pads.
PMIC p	ower infrastructure	1	1	
173	AVDD_BYP	_	AO	Bypass capacitor connection for the internal aVdd regulator (1.875 V); used to power internal analog infrastructures.
180	REF_BYP	_	AO	Bypass capacitor for the dedicated master bandgap regulator; this reference must only be used for the master bandgap and must not be used as a general reference output.

Table 2-4 Pin descriptions – general housekeeping functions (cont.)

Pad #	Pad name and/or function	Pad characteristics ¹		Functional description		
		Voltage	Туре			
169	GND_REF	_	GNDP	Dedicated master bandgap ground reference connection; should be isolated from all other grounds – the pad should be connected directly to the main ground plane (with a via at the pin) and to the REF_BYP capacitor negative terminal.		
Vref ou	tputs		•			
151	VREF_MSM	_	AO	1.25 V reference for HV PADC on the modem IC		
GPIOs o	GPIOs can be configured for general housekeeping functions not listed here. ²					

^{1.} See Table 2-1 for pad voltage and type definitions.

Table 2-5 Pin descriptions – user interface functions

Pad #	Pad name	Pad type ²	Functional description
Haptics			2.0°
18	VSW_HAP_P	AO	Haptics H-bridge driver output plus
40	VSW_HAP_M	AO	Haptics H-bridge driver output minus
50	HAP_PWM_IN	ZDI ZĞ	PWM input for haptic control
6	VDD_HAP	Plu	Haptics supply power input
28	PGND_HAP	GNDP	Haptics power ground
GPIOs may b	e configured for user interface	e functions. 1	

^{1.} GPIOs may be configured for user interface functions. To assign a GPIO a particular function, identify all of the application's requirements and map each GPIO to its function, carefully avoiding assignment conflicts. All GPIOs are listed in Table 2-7.

^{2.} Other housekeeping GPIO functions are possible. To assign a GPIO a particular function, identify all of the application's requirements and map each GPIO to its function, carefully avoiding assignment conflicts. All GPIOs are listed in Table 2-7.

^{2.} See Table 2-1 for parameter and acronym definitions.

Table 2-6 Pin descriptions – IC-level interface functions

Pad #	Pad name and/or function	Pa character		Functional description	
	and/or function	Voltage	Туре		
IC-level	interfacing power s	ирріу			
139	VDD_MSM_IO	_	PI	Input supply power for digital I/O signals to/from the modem device	
Power-on, power-off, and reset control			I		
71	KPD_PWR_N	_	DI	Input pad generally connected to a keypad power-on button and when grounded; initiates the power-on sequence. Can also be configured for generating a Stage 2 and/or Stage 3 reset if held at a logic low for longer durations. Pulled up internally to 1.8 V via the dVdd regulator.	
217	FAULT_N	_	DI, DO	PMIC fault signal (bidirectional) that initiates shutdown or S3 reset to all PMICs.	
152	PON_OUT	_	DO	Output to control power-on, reset, and shutdown to other PMICs.	
184	RESIN_N	_	DI	Input pad used for generating a Stage 2 and/or Stage 3 reset when held at a logic low.	
195	PON_RESET_N		DO	Power-on reset output signal (active low), which is deasserted to take the modem device out of reset after the PMIC power-on sequence has completed, and is asserted when a reset or shutdown commences.	
206	PS_HOLD		DIS	Power supply hold control input. This signal's main purpose is to tell the master PMIC device to keep its power supplies on, and it can initiate a reset or power-down when asserted low; this signal comes from the modem device's PS_HOLD output.	
218	CBL_PWR_N	_	1 DI	Alternate input pad, which can be used to initiate the power-on sequence when grounded; pulled up internally to 1.8 V via the dVdd regulator.	
USB PD	P-PHY interface	+			
72	VDD_PDPHY		PI	Power input for the USB PD-PHY. Connects to the 3.075 V USB LDO on the core PMIC.	
SPMI si	gnals	1	I.		
108	SPMI_CLK	V_PAD	DI	SPMI communication bus clock signal	
118	SPMI_DATA	V_PAD	DI, DO	DI, DO SPMI communication bus data signal	
Miscella	aneous IC functions				
149	TEST_EN_VPP	_	GNDC	Pin must be grounded externally	
GPIOs o	can be configured for I	C-level inte	erface fun	ictions not listed here. ²	

^{1.} See Table 2-1 for pad voltage and type definitions.

^{2.} Other IC-level interface GPIO functions are possible. To assign a GPIO a particular function, identify all of your application's requirements and map each GPIO to its function, carefully avoiding assignment conflicts. All GPIOs are listed in Table 2-7.

Table 2-7 Pin descriptions – general-purpose input/output functions

Pad #	Pad name	Configurable function	Pad type ¹	Functional description
Predef	ined GPIO func	tions – available only at	the assig	ned GPIOs
8	GPIO_1	OPT_1	MV	Configurable; default digital input with 10 µA pull-down. Optional hardware configuration control bit (1 of 2), depending on its voltage level (VDD/GND/Hi-Z); defines specific characteristics for the PMIC such as its power-on sequence.
51	GPIO_2	Spare	LV	Configurable; default digital input with 10 µA pull-down. GPIO_2 is configured as SLEEP_CLK out during PON.
63	GPIO_3	9.6MHZ_CLK	LV	Configurable; default digital input with 10 μA pull-down. WCD9340 clock (9.6 MHz)
147	GPIO_4	NFC_CLK_EN	MV	Configurable; default digital input with 10 μA pull-down. NFC clock enable
7	GPIO_5	WLANRF_VCTRL	LV	Configurable; default digital input with 10 μA pull-down. WCN WLAN RF voltage control
159	GPIO_6	Spare	LV	Configurable; default digital input with 10 μA pull-down.
19	GPIO_7	BUA	LV	Configurable; default digital input with 10 μA pull-down. BUA
30	GPIO_8	SLB	MV	Configurable; default digital input with 10 µA pull-down. SLB (used for power-on sequencing) PM670 GPIO_8 is connected to PM670A/PM670L GPIO_10 in the system.
29	GPIO_9	TYPEC_UUSB_SEL	MV	Configurable; default digital input with 10 µA pull-down. Used for Type-C and Micro USB select
41	GPIO_10	WCSS_VCTRL	LV	Configurable; default digital input with 30 μA pull-up. WCSS voltage control
52	GPIO_11	HOME_KEY	LV	Configurable; default digital input with 10 μA pull-down. Home key
62	GPIO_12	Spare	LV	Configurable; default digital input with 10 μA pull-down.
117	GPIO_13	Spare	LV	Configurable; default digital input with 10 μA pull-down.
Other a	vailable GPIO fu	inctions ²	1	

^{1.} See Table 2-1 for pad voltage and type definitions.

Fixed supply for GPIO_2, GPIO_3, GPIO_5, GPIO_6, GPIO_7, GPIO_10, GPIO_11, GPIO_12, and GPIO_13:

• 0 and 1 = VDD MSM IO (1.8 V)

For GPIO 1, GPIO 4, GPIO 8, and GPIO 9, options include the following:

- 0 = VPH PWR (3.6 V nominal)
- $\blacksquare 1 = VDD_MSM_IO (1.8 V)$

^{2.} Each GPIO pair can be used as a level translator by using different rail voltages.

Table 2-8 Pin descriptions – no connection pins

Pad #	Pad name	Functional description
129, 170	NC	No connect; not connected internally

Table 2-9 Pin descriptions - input DC power

Power inputs

Note: Power inputs are grouped with their respective modules. These can be found in the previous tables.

Table 2-10 Pin descriptions – common grounds

Pad #	Pad name	Pad type ¹	Functional description						
	Note: This table only includes common ground pins. Power ground pins are grouped with their respective modules and can be found in the previous tables.								
58, 69, 70, 82	GND_CHG	GNDC	SMBC controller ground						
83, 93, 94, 105, 106, 114, 116, 125, 126, 127, 135, 138	GND	GNDC	Ground for all nonspecialized circuits						
167	REF_GND_FG	GNDC	Reference ground for fuel gauge controller						
124	GND_PSUB_FG	GNDC	FG substrate ground						
84	GND_HAP	GNDC	Haptics controller ground						
115	GND_PD_PHY	GNDC	Pull-down PHY ground						
104	GND_WLP_TST	GNDC	Test pin; connect directly to ground						

^{1.} See Table 2-1 for pad voltage and type definitions.

3 Electrical specifications

3.1 Absolute maximum ratings

The absolute maximum ratings (Table 3-1) reflect the stress levels that, if exceeded, may cause permanent damage to the device. No functionality is guaranteed outside the operating specifications. Functionality and reliability are only guaranteed within the operating conditions described in Section 3.2.

Table 3-1 Absolute maximum ratings

	Parameter	Min	Max	Units
Input power managem	ent functions		-	
USB_IN, USB_SNS	Input power from USB source and USB input voltage sense ¹	-0.3	16	V
DC_SNS	Power from wireless front end or external DC voltage sense ¹	-0.3	16	V
USB_IN_MID	Input power from USB source (unprotected connection to USB_IN, not for general use) ¹	-0.3	16	V
VSW_CHG	Switching node of charger buck Steady state Transient (< 20 ns)	-0.3 -2.5	15.0 15.0	V
VBATT_PWR, VBATT_SNS_x	Main-battery voltage Steady state Transient (< 10 ms)	-0.5 -0.5	6 7	V
VPH_PWR	Handset power-supply voltage	-0.5	7	V
Power supply pads				
VDD_xx	PMIC power-supply voltages not listed elsewhere (steady state)	-0.5	6	V
	Transient (< 10 ms)	-0.5	7	V
Signal pins	1			
V_IN	Voltage on any nonpower supply pin ²	-0.5	V _{xx} + 0.5	V

^{1.} Battery voltage of at least 2.5 V present on VBATT_PWR

^{2.} V_{XX} is the supply voltage associated with the input or output pin to which the test voltage is applied.

3.2 Operating conditions

Operating conditions include design team-controlled parameters such as power supply voltage and thermal conditions (Table 3-2). The PM670 meets all performance specifications listed in Section 3.3 through Section 3.10, when used within the operating conditions, unless otherwise noted in those sections (provided the absolute maximum ratings have never been exceeded).

Table 3-2 Operating conditions

	Parameter	Min	Тур	Max	Units
Input power manage	ment functions				
DC_SNS	Wireless power or DC input voltage sense	3.6	_	10	V
USB_SNS	USB input voltage sense	3.6	_	10	V
USB_IN	Input power from USB source	3.6	_	10	V
VPH_PWR	Handset power-supply voltage	2.8	3.8	4.75	V
VBATT_PWR, VBATT_SNS_x	Main battery voltage	2.8	3.8	4.75	V
Power supply pads		I.			I.
VDD_MSM_IO	Pad voltage for digital I/Os to/from the IC	1.75	1.8	1.85	V
VDD_xx	All power supply pads not listed elsewhere ¹	2.8	3.8	4.75	V
VCOIN ²	Coin-cell voltage	2.1	3.0	3.25	V
Signal pins	23, 50	I.			I.
V_IN	Voltage on any nonpower-supply pin ³	0	-	V _{XX} + 0.5	V
Thermal conditions	OFSINE	I.			I.
T _A	Ambient temperature	-30	25	85	°C
T _J	Junction temperature	-30	25	125	°C

^{1.} Specified range accommodates low-voltage lithium batteries on the low end, and high-voltage lithium batteries on the high end.

^{2.} The VCOIN feature is supported from PM670 Rev. 2.0 CS onwards. See Issue 4-4, VCOIN feature may prevent phones from powering on of the PM670 Device Revision Guide (80-PD119-4) for more information.

^{3.} V_{XX} is the supply voltage associated with the input or output pin to which the test voltage is applied.

3.3 DC power consumption

This section specifies DC power supply currents for the various IC operating modes (Table 3-3). Typical currents are based on IC operation at room temperature (+25°C) using default settings.

Table 3-3 DC power supply currents

	Parameter	Comments	Min	Тур	Max	Units
I_ACTIVE	Supply current, active mode ¹		-	4.3	-	mA
I_SLEEP	Supply current, sleep mode ²		_	490	_	μA
I_OFF	Supply current, off mode ³			38	80	μA
I_SHIP	Supply current, ship mode ⁴		-	14	37	μA
I_USB	USB charger current in suspend mode ⁵		_	0.8	1.4	mA
I_COIN	Coin-cell supply current, off mode ⁶	Average current				
	XTAL off		_	8	19	μA
	RC calibration		ı	9	20	μΑ

- 1. I_ACTIVE is the total supply current from the battery with the PMIC on after its primary power-on sequence. In this state, the charger module is enabled, the crystal oscillator is on, the fuel gauge module is enabled, the temperature alarm is active, the internal infrastructure is enabled, BCL, and the following voltage regulators and signals are enabled: S1A, S2A-S3A, S4A, S5A, L1A, L3A, L6A, L8A, L9A, L10A, L11A, L13A, L14A, L19A, and VREF_MSM. All enabled SMPS regulators mentioned are also in auto mode.
- 2. I_SLEEP is the total supply current from the main battery with the PMIC on, the XO oscillator on, internal infrastructure enabled, and the following voltage regulators on with no load and low-power mode enabled: S4A, S5A, L5A, and L13A.
- 3. I_OFF is the total supply current from the battery with PM670 off. This only applies when the temperature is between -30°C and +60°C.
- 4. I_SHIP is the total supply current from the battery with PM670 in ship mode. This only applies when the temperature is between -30°C and +60°C.
- 5. I_USB is the total supply current from a USB charger when the phone has a good battery (VBATT_PWR > 3.2 V and not being charged). During USB suspend, current from a PC is limited to 2.5 mA. The specified I_USB value allows 1.1 mA for external components connected to VBUS during suspend.
- 6. I_COIN is the total supply current from a 3.0 V coin cell with the PMIC off and the following conditions: 32 kHz crystal oscillator off (applies from -30°C to +85°C).
 - 32 kHz crystal oscillator off and RC calibration enabled with nominal settings (applies from -30°C to +85°C, and does not include the peak currents when RC calibration is performed).

3.4 Digital logic characteristics

The charger has unique digital signaling characteristics as listed within Section 3.5.3; all other PM670/PME605 digital I/O characteristics are specified in Table 3-4.

Table 3-4 Digital I/O characteristics

	Parameter	Comments ¹	Min	Тур	Max	Units
V _{IH}	High-level input voltage		0.65 × V _{IO}	_	V _{IO} + 0.3	V
V _{IL}	Low-level input voltage		-0.3	_	0.35 × V _{IO}	V
V _{SHYS}	Schmitt hysteresis voltage		15	_	_	mV
IL	Input leakage current ²	V_{IO} = max, V_{IN} = 0 V to V_{IO}	-0.2	_	0.2	μΑ
V _{OH}	High-level output voltage	I _{out} = I _{OH}	V _{IO} - 0.45	_	V _{IO}	V
V _{OL}	Low-level output voltage	I _{out} = I _{OL}	0	_	0.45	V
Іон	High-level output current ³	V _{out} = V _{OH}	3	_	_	mA
I _{OL}	Low-level output current ³	V _{out} = V _{OL}	_	_	-3	mA
I _{OH_XO}	High-level output current	XO digital clock outputs only	6	_	_	mA
I _{OL_XO}	Low-level output current	XO digital clock outputs only	_	-	-6	mA
C _{IN}	Input capacitance ⁴	20:3:011	_	-	5	pF

^{1.} V_{IO} is the supply voltage for the modem IC/PMIC interface (most PMIC digital I/Os).

^{2.} GPIO pins comply with the input leakage specification only when configured as a digital input or set to the tri-state mode.

^{3.} Output current specifications apply to all digital outputs unless specified otherwise, and are superseded by specifications for specific pins (such as GPIO pins).

^{4.} Input capacitance is guaranteed by design but is not 100% tested.

3.5 Input power management

Input power management performance specifications are split into two functional categories as defined within its block diagram (Figure 3-1).




Figure 3-1 PM670 input power management functional block diagram




Figure 3-2 PME605 input power management functional block diagram

3.5.1 Coin-cell charging

Coin-cell charging is enabled through software control and powered from VBAT. The on-chip charger is implemented using a programmable voltage source and a programmable series resistor. The modem IC reads the coin-cell voltage through the PMIC's analog multiplexer to monitor charging. Coin-cell charging performance is specified in Table 3-5.

Table 3-5 Coin-cell charging performance specifications

Parameter	Comments	Min	Тур	Max	Units
Target regulator voltage 1	V _{in} > 3.3 V, I _{CHG} = 100 μA	2.5	_	3.2	V
Target series resistance ²	~	800	_	2100	Ω
Coin-cell charger voltage error	I _{CHG} = 0 μA	-5	_	5	%
Coin-cell charger resistor error	2	-20	_	20	%
Dropout voltage ³	I _{CHG} = 2 mA	-	_	200	mV
Ground current, charger enabled	PMIC = off; VCOIN = open				
VBAT = 3.6 V, T = 27°C		_	4.5	_	μA
VBAT = 2.5–5.5 V		_	_	8	μΑ

- 1. Valid regulator voltage settings are 2.5, 3.0, 3.1, and 3.2 V.
- 2. Valid series resistor settings are 800, 1200, 1700, and 2100 Ω .
- 3. Set the input voltage (VBAT) to 3.5 V. Note the charger output voltage; call this value V_0 . Decrease the input voltage until the regulated output voltage (V_1) drops 100 mV ($V_1 = V_0 0.1 \text{ V}$). The voltage drop across the regulator under this condition is the dropout voltage ($V_{dropout} = VBAT V_1$).

Table 3-6 Qualified coin-cell/super capacitor specifications 1

Parameter	Comments	Min	Тур	Max	Units
Operating temperature		-30	25	60	°C
Storage range		-30	_	85	°C
Rated voltage		3.1	3.2	3.3	V
Effective series resistance (ESR) ²		_	_	2000	Ω
Effective capacitance of super capacitor ³	0.5 hour runtime	12	-	_	mF
	1 hour runtime	24	_	_	mF

- 1. 47 μF on VCOIN must be used to support the 2 sec SMPL timer.
- 2. Effective series resistance (ESR) is the worst-case ESR of the unit tested at the worst-case temperature after four years of typical usage. A typical use case is a unit biased constantly with 3.2 V DC voltage at 25°C.
- 3. With shorter run time expectancy, the effective capacitance requirement can be scaled.

3.5.2 Battery charger

The PM670/PME605 features a fully programmable switched-mode Li-ion battery charger, input power, and output power controller for portable devices. The device is designed to be used in conjunction with systems using single-cell Li-ion and Li-polymer battery packs. The PM670 provides three major functions to the end-system: input selection and arbitration, system output supply and control, and battery charging. The device is fully programmable via the SPMI interface.

DC operating characteristics (unless otherwise noted)

All voltages are relative to ground.

- $T_A = -30^{\circ}C \text{ to } +85^{\circ}C$
- $V_{USB\ IN} = +5.0 \text{ V}, +9.0 \text{ V}$
- $V_{FLT} = 4.4$
- $V_{BATT} = 3.9$
- $F_{SW} = 1.05 \text{ MHz}$

Table 3-7 Battery charger specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Input-power so	ource control and protect	tion		l		
V _{USB_SNS}	USB_IN voltage	UVLO is defined as the higher of V _{UVLO} or battery voltage + V _{ASHDN}	3.6	_	10	V
V _{DC_SNS}	DC_SNS input voltage	UVLO is defined as the higher of V _{UVLO} or battery voltage + V _{ASHDN}	3.6	-	10	V
V _{ASHDN}	Autoshutdown lockout	V _{IN} minus (-) V _{SYS} , V _{IN} falling	70	130	190	mV
		Hysteresis	-	80	-	mV
		Glitch filter time, rising and falling	_	20	_	ms
V _{UNPLUG}	Input coarse detection threshold	V _{IN} falling	_	1	_	V
		Glitch filter time, rising and falling	_	10	_	μs
V _{UVLO}	Input undervoltage lockout	V _{USB_IN} falling, 5 V only, 5 V to 9 V, or continuous	3.5	3.6	3.7	V
		V _{USB_IN} falling, 9 V	6.9	7.2	7.5	V
		Hysteresis	_	0.2	_	V
		V _{USB_IN} glitch filter time, rising and falling	_	20	_	ms

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OVLO}	Input overvoltage	V _{USB_IN} rising, 5 V only	6.2	6.4	6.5	V
	lockout	V _{USB_IN} rising, 9 V only, or 5 V to 9 V	10	10.3	10.6	V
		Hysteresis	_	0.2	_	V
		Response time, V _{IN} rising, all ranges	_	10	_	ms
		Glitch filter time, V _{IN} falling	7	100	_	ms
I _{PULL_DOWN_OV}	USB_IN pull-down current source strength	USB_IN overvoltage	2	10	-	mA
I _{PULL_DOWN_UV}	USB_IN and USB_IN_MID pull-down current source strength	USB_IN undervoltage	-	20	-	mA
I _{USB_IN-SUSP}	USB_IN suspend mode current	USB_IN power path in suspend mode, V _{UVLO} < V _{USB_IN} < V _{OVLO}	_	0.8	1.4	mA
ILIM-USB_IN_ACC	USB_IN maximum input current limit 1	USB 2.0 option: 500 mA mode, T = 0°C to +70°C (475 mA setting)	451	475	500	mA
		USB 2.0 option: 100 mA mode, T = 0°C to +70°C (75 mA setting)	50	75	100	mA
		USB 3.0 option: 900 mA mode, T = 0°C to +70°C (850 mA setting)	807	850	900	mA
		USB 3.0 option: 150 mA mode, T = 0°C to +70°C (125 mA setting)	100	125	150	mA
		Type-C medium-current mode, T = 0°C to +70°C (1425 mA setting)	1353	1425	1500	mA
		Type-C high-current mode, T = 0°C to +70°C (2850 mA setting) USB_SNS = 5.0 V	2707	2850	3000	mA
		USB high-current mode (programmable 0 mA to 5000 mA, in 25 mA steps), I _{LIM-USB_IN} ≥ 500 mA, T = 0°C to +70°C, USB_IN = 5 V	0.90 × I _{LIM-USB_IN}	0.95 ×	I _{LIM-USB_IN}	mA

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Automatic input	current limiting (AICL)		1	'		
V _{AICL_RANGE}	AICL voltage-collapse threshold range	Programmable (44 settings with 100 mV steps from 4 V to 5.6 V, and 200 mV steps from 5.6 V to 8.6 V)	4	_	8.6	V
V _{AICL_5V_RANGE}	5 V AICL voltage-collapse threshold range	Programmable (eight settings with 100 mV steps)	4	-	4.7	V
V _{AICL_9V_RANGE}	9 V AICL voltage-collapse threshold range	Programmable (eight settings with 200 mV steps)	7.2	-	8.6	V
V _{AICL_HYST}	AICL voltage-collapse threshold hysteresis	Hysteresis	_	0.2	-	V
V _{AICL_GF}	AICL voltage-collapse threshold deglitch time	Glitch filter time, rising and falling (option 3)	_	5	_	ms
V _{CL_ACC}	AICL voltage-collapse threshold accuracy	100	-3.5	_	3.5	%
^t AICL-RERUN	AICL automatic rerun timer	Four programmable settings (0.2 sec, 0.4 sec, 0.8 sec, and 1.6 sec)	-15	-	15	%
t _{AICL-STEP}	AICL discrete method step duration	AICL discrete method selected and input current rising, or AICL ADC disabled and input current falling	-	10	-	ms
Automatic power	source detection (AP	SD) for BC 1.2			+	•
V _{DP_SRC}	D+ source voltage	I _{DP_SRC} ≤ 250 μA	0.6	0.65	0.7	V
V _{DAT_REF}	Data detect voltage		0.25	0.325	0.4	V
V _{DP_UP}	D+ pull-up voltage		3	_	3.6	V
I _{DM_SINK}	D- sink current		25	50	75	μА
I _{DP_SRC}	Data contact detect current source		7	_	10	μА
t _{DP_SRC_ON}	D+ source on time		100	_	_	ms
t _{DCD_TIMEOUT}	DCD timeout	Option 1	321	328	335	ms
		Option 2	642	656	670	ms
t _{ENUM_} TIMEOUT	SDP enumeration timeout		_	_	2	min
t _{DPSRC_HICRNT}	D+ source off to high current		40	_	_	ms
t _{DPSRC_CON}	D+ source off to connect		40	_	_	ms
t _{CHGR_DET_DBNC}	Charger detect debounce		10	_	_	ms

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C _{DP/DM}	D+/D- capacitance	D+/D- Hi-Z	_	4	-	pF
R _{ID_GND}	ID resistance ground detection	Micro-USB mode	_	-	1.3	kΩ
R _{ID_FLOAT}	ID resistance float detection	V _{USB_IN} absent, only battery present, micro-USB mode	210	-	_	kΩ
		V _{USB_IN} present, micro-USB mode	210	-	238	kΩ
		V _{USB_IN} present, micro-USB mode	777	-	_	kΩ
USB Type-C int	erface and detection	7				
CC _{CAP}	Maximum CC pin capacitance		-	-	600	pF
DFP _{I_SRC_} STDUSB	Standard USB current source	In DFP mode	64	80	96	μА
DFP _{I_SRC_} STDUSB	Medium-current USB current source	In DFP mode	166	180	194	μА
R _{CC_FMB_1}	USB Type-C factory-mode boot resistance 1	V _{USB_IN} present, Type-C mode, UFP mode	_	255	_	kΩ
R _{CC_FMB_2}	USB Type-C factory-mode boot resistance 2	V _{USB_IN} present, Type-C mode, UFP mode	_	301	_	kΩ
R _{CC_FMB_3}	USB Type-C factory-mode boot resistance 3	V _{USB_IN} present, Type-C mode, UFP mode	_	532	-	kΩ
R _{CC_FMB_4}	USB Type-C factory-mode boot resistance 4	V _{USB_IN} present, Type-C mode, UFP mode	_	619	-	kΩ
Z _{OPEN}	Minimum open-circuit CC impedance to ground		126	-	242	kΩ
R_d	R _d pull-down resistor to ground	In UFP mode	4.59	5.1	5.61	kΩ
R _a	R _a pull-down resistor to ground	Audio adapter or powered cable attached	800	-	1200	Ω
V _{CLAMP}	CC UFP mode clamping threshold	Power-off, V _{BATT} < V _{UVLO} or battery missing	_	1.1	_	V
V _{CLAMP_HV}	CC pin always enabled high-voltage clamp	V _{BATT} ≥ 3.5 V	-	3.5	_	V
V_{CLAMP_HV}	CC pin always enabled high-voltage clamp	V _{BATT} < 3.5 V	_	V_{BATT}	-	V

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC_SINK}	Voltage on CC pins	V _{Ra} detected	0.025	_	0.25	V
	when PMIC is in sink role (initially UFP)	V _{Rd} - connect detected	0.25	_	2.04	V
		V _{Rd} - USB detected	0.25	_	0.61	V
		V _{Rd} - 1.5 A detected	0.7	_	1.16	V
		V _{Rd} - 3.0 A detected	1.31	_	2.04	V
VCC _{SOURCE} _ DEFAULT_USB	Voltage on CC pins when PMIC is in	V _{Ra} (powered cable/adapter) detected	0	-	0.15	V
	source role (initially UFP) and advertising	V _{Rd} (sink) detected	0.25	-	1.5	V
	default USB current	No connect (V _{OPEN})	1.65	_	_	V
VCC _{SOURCE_1.5}	Voltage on CC pins when PMIC is in	V _{Ra} (powered cable/adapter) detected	0	_	0.35	V
	source role (initially UFP) and advertising	V _{Rd} (sink) detected	0.45	-	1.5	V
	1.5 A Type-C current	No connect (V _{OPEN})	1.65	_	_	V
tCC _{DEBOUNCE}	Time a port waits before it can determine it is attached	Transitioning between the attached wait state and the attached source or attached sink states	_	120	-	ms
tPD _{DEBOUNCE}	Time a port waits before it can determine it is either detached or there has been a change in the Type-C current advertisement	Transitioning between the attached wait state and the attached source or attached sink states	-	12	-	ms
VCONN	VCONN voltage range	VCONN enabled	3.0	-	5.5	V
I _{LIM_VCONN}	VCONN current limit	VCONN enabled and powered from 4.75 V - 5.5 V supply, maximum output power ≥ 1.67 W VCONN enabled and powered from 3.0 V - 5.5 V supply, maximum output	333	375	464	mA
		power ≥ 1.0 W				
^t vconn_ discharge	Maximum time from when cable is detached until VVCONN_Discharge is met	VCONN powering off	_	-	250	ms
tvconn_on	Maximum time from when PMI supplies V _{BUS} in the attached source state to when VCONN reaches 5 V	DFP mode, V _{BUS} ≥ 5 V, VCONN powering on	-	-	2	ms

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tvconn_off	Maximum time from when the sink is detached or as commanded until VCONN supply is disabled and the bulk capacitance is removed	VCONN powering off	-	-	35	ms
V _{VCONN} _ DISCHARGE	Maximum VCONN voltage following cable detach	VCONN disabled	2	-	150	mV
t _{VBUS_ON}	Maximum time from entry of attached source state until V _{BUS} reaches 5 V	DFP mode, charger boost enabled	-	-	275	ms
t _{VBUS_OFF}	Maximum time from when the sink is detached until V _{BUS} is powered off and reaches 0 V	DFP mode, charger boost powering off	-	-	650	ms
t _{SINK_ADJ}	Response time for the PMI to decrease its input current limit to be within the specified range due to a change in Type-C current advertisement	enabled	t _{PD} _ Debounce	-	60	ms
Thermal contro	ol and protection	27	1		1	
T _{TEMP_LB}	IC die temperature regulation window lower threshold	T _{DIE} ≥ T _{TEMP_LB} (programmable 60°C to 130°C in 1°C steps), die temperature rising, FG digital comparator	-3	-	3	°C
T _{TEMP_UB}	IC die temperature regulation window upper threshold	T _{DIE} ≥ T _{TEMP_UB} (programmable, T _{DIEREGL} + 1 to 10°C with 1°C steps), die temperature rising, FG digital comparator	-3	-	3	°C
T _{TEMP_RST}	Rapid increase die temperature threshold	T _{DIE} ≥ T _{TEMP_UB} , T _{DIE} rising, four programmable settings: 101°C, 110°C, 119°C, and 128°C	-3	134	3	°C
T _{SKINREGL}	Skin temperature regulation window lower threshold	T _{SKIN} ≥ T _{SKINREGL} (programmable 10°C to 60°C in 0.5°C steps), skin temperature rising, FG digital comparator	-1	-	1	°C
T _{SKINREGH}	Skin temperature regulation window upper threshold		-1	-	1	°C

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{SD}	IC thermal shutdown temp		_	155	_	°C
T _{HYST}	IC thermal shutdown hysteresis		-	20	_	°C
BOOT_PWR outp	out			I.	<u> </u>	
V _{BOOT_PWR}	BOOT_PWR regulated output voltage	I _{OUT} = 20 mA, V _{USB_IN} /V _{DC_SNS} > 5.0 V, 5 V setting	4.7	5	5.3	V
		I _{OUT} = 20 mA, V _{USB_IN} /V _{DC_SNS} > 4.4 V, 4.4 V setting	4.136	4.4	4.664	V
V _{BOOT_PWRULVO}	BOOT_PWR undervoltage lockout	V _{USB_IN} /V _{DC_SNS} falling	2.9	3.0	3.1	V
I _{BOOT_PWR_LIM}	BOOT_PWR output current limit	V _{USB_IN} /V _{DC_SNS} ≥ 5.0 V	20	_	_	mA
PWM buck regula	ator and CurrentPath o	controller				
R _{DSON}	MOSFET on-	USB_IN input FET (6 V)	_	25	_	mΩ
	resistance	USB_IN high-side FET (16 V)	_	50	_	mΩ
		Low-side FET (15 V)	_	65	_	mΩ
I _{BUCK_PK}	Buck peak switch current limit	5 .15	-20	_	20	%
		V _{IN} = 9 V, V _{SYS} = 3.6 V to 4.6 V, all F _{SW}	_	5.25	_	А
I _{BUCK_DC}	Buck DC maximum output current	V _{IN} = 9 V, V _{SYS} = 3.6 V to 4.6 V, all F _{SW}	_	3	_	А
t _{MIN_WIDTH}	Minimum low-side	1-in-8 mode, option 1	-	100	_	ns
	pulse width	1-in-8 mode, option 2	-	150	_	ns
		First pulse during start up	80	100	_	ns
V _{BOOT_UVLO}	Boot capacitor UVLO threshold	Boot UVLO enabled, 1-in-8 mode, V _{USB_IN} /V _{DC_IN} = 5 V	-	2.45	-	V
f _{SW_BUCK_RANGE}	Buck switching frequency range	Programmable (eight settings with 200 kHz steps)	600	_	1600	kHz
f _{SW_BUCK_ACC}	Buck switching frequency accuracy	T = 0°C to +70°C	-15	-	15	%
DC _{BUCK}	Buck duty cycle	Maximum, FSW = 1.05 MHz, 1-in-4 mode	-	96.25	_	%
		Maximum, FSW = 1.05 MHz, 1-in-8 mode	-	98.125	_	%
		Minimum	_	0	_	%

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{SYSMIN_RANGE}	Minimum regulated output voltage range	Programmable (four settings with 200 mV steps), VBATT < VSYSMIN, IIN < ILIM	3.2	-	3.8	V
		Programmable (four settings with 200 mV steps), V _{BATT} < V _{SYSMIN} , I _{IN} = I _{LIM}	3.1	_	3.7	V
V _{SYSMIN_ACC}	Minimum regulated output voltage accuracy	V _{BATT} < V _{SYSMIN} , I _{IN} ≤ I _{LIM}	-3	-	3	%
V _{SYS}	Regulated output voltage	USB_IN present, charging enabled in full-on mode, V _{SYSMIN} < V _{SYS} < V _{SYSMAX}	7	V _{BATT} + (I _{CHG} x R _{DSON})	-	V
		USB_IN present, charging disabled, two programmable options, V _{SYSMIN} < V _{SYS} < V _{SYSMAX}	VBATT + 50 mV	VBATT + 100 mV	VBATT + 150 mV	V
I _{DD-BUCK}	Boot UVLO	Switcher enabled, no load, USB_IN = 5 V, V _{SYS} = V _{SYSMIN} , PFM, BOOT_UVLO mode	_	2	7	mA
	Buck active supply current	Switcher enabled, no load, USB_IN = 5 V, V _{SYS} = V _{SYSMIN} , PFM, 1-in-8 mode	_	6	9	mA
	25	Switcher enabled, no load, USB_IN = 5 V, V _{SYS} = 4.5 V, PWM mode	_	15	24	mA
V _{SYSOV}	System overvoltage	Two programmable options, also disable bit	4.7	_	_	V
	protection threshold	also disable bit	4.8	_	_	
V _{SYSOV_HYST}	System overvoltage threshold hysteresis	V _{SYS} falling	_	100	_	mV
t _{SYSOV}	System overvoltage glitch filter	V _{SYS} > V _{SYSOV}	_	10	_	us
$\Delta V_{ ext{SYSLOAD}}$	Output-voltage load regulation	I_{SYS} = 0.1 A to 4 A in 10 μs, C_{SYS} = 22 μF, C_{USB_IN} = 4.7 μF, C_{MID} = 4.7 μF, V_{BATT} = 3.9 V, PWM mode, F_{SW} = 1.05 MHz, charging disabled	V _{BATT} - 0.2	V _{BATT} - 0.1	-	V
V _{SOFT_LIMIT}	Soft-limit regulation voltage	Regulated system voltage, V _{SYS} falling, V _{BATT} < V _{SYSMIN} , I _{IN} = I _{INLIM}	_	V _{SYSMIN} - 100	-	mV
V _{IDEAL_DIODE}	Ideal diode regulation voltage	Regulated system voltage, V _{SYS} falling, V _{BATT} >V _{SYS} , I _{IN} = I _{INLIM}	-	V _{BATT} - 50	V _{BATT} - 90	mV

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{BUCK_PFM_P-P}	PFM buck output ripple	C_{SYS} = 22 μ F, C_{USB_IN} = 4.7 μ F, C_{MID} = 4.7 μ F, no load, V_{BATT} = 3.0 V, PFM mode	_	50	-	mV
V _{BUCK_PWM_P-P}	PWM buck output ripple	C_{SYS} = 22 μ F, C_{USB_IN} = 4.7 μ F, C_{MID} = 4.7 μ F, no load, V_{BATT} = 3.9 V, PWM mode, F_{SW} = 1.05 MHz	-	25	-	mV
PWM boost regul	lator-source/OTG/MyD	P/MHL mode				
V _{BOOST_RANGE}	Boost regulated output voltage range	Four programmable options, in 100 mV steps	4.9	_	5.3	V
V _{BOOST_ACC}	Boost regulated output voltage accuracy	All settings	-3	_	3	%
V _{BOOST_PFM_P-P}	PFM boost output ripple	C_{SYS} = 22 μ F, C_{USB_IN} = 4.7 μ F, C_{MID} = 4.7 μ F, no load, V_{BATT} = 4.4 V, PFM mode	_	100	-	mV
V _{BOOST_PWM_P-P}	PWM boost output ripple	C_{SYS} = 22 μ F, C_{USB_IN} = 4.7 μ F, C_{MID} = 4.7 μ F, 500 mA load, V_{BATT} = 3.8 V, PWM mode, F_{SW} = 1.05 MHz	_	50	-	mV
I _{DD-BOOST}	Boost supply current	OTG mode, no load, PFM, F _{SW} = 800 kHz	-	12	-	mA
V _{BATUVLO}	Battery undervoltage lockout	Programmable 2.7 V to 3.30 V, V _{BATT} falling, V _{BATUVLO} = 3.3 V	-4	-	4	%
t _{BATUVLO}	Battery undervoltage lockout glitch filter	Programmable 2.5 V to 3.30 V, V _{BATT} falling	_	20	_	ms
V _{BATUVLOHY}	UVLO hysteresis	OTG operation, T = 0°C to +70°C	-	65	-	mV
I _{BOOST_LIM_} RANGE	Steady-state boost output current limit range	Eight programmable options with 250 mA steps	250	_	1500	mA
I _{BOOST_LIM_ACC}	Steady-state boost output current limit accuracy	V_{BATT} = 3.9 V, F_{SW} = 1.0 MHz, V_{BUS} = 5.0 V, I_{BOOST_LIM} = 1.5 A	0	5	10	%
V _{BOOST_OCP}	Boost overcurrent shutdown threshold	I _{BOOST} > I _{BOOST_LIM} , V _{USB_IN} falling	-	V _{SYS} + V _{ASHDN}	-	V
t _{BOOST_OCP}	Boost short-current shutdown glitch filter	V _{USB_IN} > V _{BOOST_OCP} , V _{USB_IN} falling	-	20	-	ms

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{BOOST_OCP_} RETRY	Number of boost restart attempts	I _{BOOST} > I _{OCP}	_	-	3	
V _{BOOST_SC}	Boost short-current protection threshold	I _{BOOST} > I _{BOOST_LIM} , V _{USB_IN} < V _{BOOST_OCP} , V _{USB_IN} falling	_	1	-	V
F _{SW_BOOST_} RANGE	Boost-switching frequency range	Programmable (eight settings with 200 kHz steps)	600	-	1600	kHz
F _{SW_BOOST_ACC}	Boost-switching frequency accuracy	T = 0°C to +70°C	-20	-	20	%
DC _{BOOST}	Boost duty cycle	Maximum, F _{sw} = 1.05 MHz	7 -	75	_	%
		Minimum	_	0	_	%
Battery FET						•
R _{DSON}	BATT-to-SYS MOSFET on resistance	Battery FET (5 V)	_	9	-	mΩ
I _{BF_DC}	Maximum continuous DC battery FET current	Battery discharging	_	_	5	A
I _{BF_PEAK}	Peak battery FET current	Battery discharging, max 10 ms	-	-	10	А
I _{BF_OCP_RANGE}	Overcurrent threshold range	Programmable (56 settings with 80 mA steps)	4	-	8.4	А
I _{BF_OCP_ACC}	Overcurrent threshold accuracy	Internal sense	-2	-	2	%
t _{BF_OCP_RANGE}	Overcurrent threshold deglitch time range	Programmable (eight settings with 2 ms steps), IBATT > IOCP	1	_	17	ms
t _{BF_OCP_ACC}	Overcurrent threshold deglitch time accuracy	I _{BATT} > I _{OCP}	-5	-	5	%
t _{BF_OCP_RETRY}	Overcurrent battery FET reconnect time duration	I _{BATT} > I _{OCP} , battery FET open to closed	_	10	-	ms
Battery charger	1		<u>I</u>			
V _{BOV}	Battery overvoltage lockout	V _{BATT} rising	V _{FLT} + 0.05	V _{FLT} + 0.1	V _{FLT} + 0.150	V
V _{TRICKLECHG}	Trickle-charge to precharge voltage threshold		2	2.1	2.2	V
I _{TRICKLECHG}	Nominal trickle-charge current	V _{BATT} =1.7 V	_	45	-	mA
I _{TRICKLEWEAR}	Nominal wearables trickle-charge current	V _{BATT} < P2F Thresh ENG_WEAR_TRICK_EN =1	-	25	-	mA

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{PRECHG_RANGE}	Precharge to fast-charge voltage threshold range	Programmable, (four settings with 200 mV steps)	2.4	_	3	V
V _{PRECHG_ACC}	Precharge to fast-charge voltage threshold accuracy	T = 0°C to +70°C, V _{PRECHG} = 2.8 V	-4	_	4	%
I _{PRECHG_RANGE}	Precharge current range	Programmable, (with 25 mA steps)	0	_	1500	mA
I _{PRECHG_ACC}	Precharge current accuracy	T = 0°C to +70°C, I _{PRECHG} = 100 mA	-20	b -	20	mA
I _{FCHG_RANGE}	Fast-charge current range	Programmable, (201 settings with 25 mA steps) ²	0	-	5000	mA
I _{FCHG_ACC}	Fast-charge current accuracy	T = 0°C to +70°C, I _{FCH} ≥ 1000 mA	-5	_	5	%
		50 mA < IFCH < 300 mA	-40	_	40	mA
		300 mA < IFCH < 1000 mA	-10	_	10	%
V _{FLT_RANGE}	Float voltage range	Programmable (120 settings with 10 mV steps), T = 0°C to +70°C	3.6	_	4.79	V
V _{FLT_ACC}	Float voltage accuracy	V _{FLT} < 4.2 V, T = 0°C to +70°C	-1	_	1	%
	Ch	V _{FLT} ≥ 4.2 V, T = 0°C to +70°C	-0.5	_	0.5	%
I _{TERM_RANGE}	Charge-termination current range	FG setting, programmable (40 mA steps)	60	_	760	mA
t _{TERM}	Charge-termination glitch filter time	FG controlled	164	_	1500	ms
V _{RECHG_RANGE}	Automatic recharge threshold range	FG setting, programmable (25 mV steps)	4	_	4.75	V
V _{RECHG_ACC}	Automatic recharge threshold accuracy	FG V_ADC accuracy over temp	-0.2	_	0.2	%
t _{RECHG}	Glitch filter time for recharge	FG controlled	164	_	1500	ms
V _{INHIBIT_RANGE}	Charge-inhibit threshold voltage range	FG setting; four steps, after power applied	50	_	300	mV
V _{INHIBIT_ACC}	Charge-inhibit threshold voltage accuracy		-	V _{FLT} -85	-	mV
t _{INHIBIT}	Glitch filter time for inhibit	FG controlled	164	_	1500	ms
t _{GLITCH_BATT}	Battery voltage glitch filter		-	175	-	ms

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Input missing po	ller	I				
Conditions	Input missing poller algorithm active conditions	I _{in} < 100 mA, battery = present, maximum duty-cycle = true	_	-	_	_
I _{PULL_DOWN}	USB_IN/DC_IN and USB_IN_MID/ pull-down combined current source strength	Input missing poller active	-	20	_	mA
t _{IMP}	Input missing poller active timing	Charger buck disabled, 20 mA current sink enabled (option 1)	1	3	_	ms
		Charger buck disabled, 20 mA current sink enabled (option 2)	_	75	_	ms
V _{IMP}	Input missing detection voltage threshold	Input missing poller active, charger buck disabled, 20 mA current sink enabled	_	V _{REVI}	_	V
Logic inputs/out	outs	000	+			
V _{IL}	Input logic-low threshold	QI_PMA_ON	_	_	0.6	V
V _{IH}	Input logic-high threshold	QI_PMA_ON	1.4	-	_	V
V _{OL}	CC_OUT/ VCONN_EN/ output low level	I _{SINK} = 2 mA	_	-	0.3	V
V _{OH1_8}	CC_OUT/ VCONN_EN/ output high level		_	1.8	_	V
R _{PULL}	Push-pull output pull-up resistance	Output configured as push-pull, V _{DD} = 1.8 V	-	1.27	-	kΩ
I _{LEAK}	STAT leakage current	V _{IN} = 5.0 V	_	_	1	μА
Missing-battery of	letection	<u> </u>				
I _{BMDDIS}	Missing-battery detection discharge current	For the first 100 ms	-	10	-	mA
V _{BMDDIS}	Missing-battery detection voltage		-	V _{FLT} - V _{RECH}	_	V
t _{BMDDIS}	Missing-battery detection timer		_	85	_	ms
Low-battery/SYS	OK voltage detector	1	II.			1
V _{LOWBATT_RANGE}	Low-battery voltage detection threshold range (triggers PON to SBL)	Programmable (16 settings with 50 mV steps), V _{BATT} falling	2.5	-	3.25	V

Table 3-7 Battery charger specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{LOWBATT_} ACC	Low-battery voltage detection threshold accuracy (triggers PON to SBL)	V _{LOWBATT} = 2.8 V	-2	-	2	%
T _{LOWBATT}	Low battery voltage glitch filter	V _{BATT} rising or falling	_	175	_	ms
V _{LOWBATTHYS}	Low-battery voltage/HLOS detection threshold hysteresis	V _{BATT} rising	-	200	-	mV
Oscillator						1
f _{OSC_MAIN}	Main oscillator frequency	Same as buck/boost switching frequency specifications	_	1.05	_	MHz
fosc_stby	Standby oscillator frequency	100	198	200	202	kHz
CurrentPath co	ntroller	á			*!	-
t _{START}	Start-up time	USB_IN or DC_IN connected to VSYS start-up	200	-	_	ms
t _{ID-ON}	Ideal diode turn-on time	Falling	_	10	_	μs
t _{ID-OFF}	Ideal diode turn-off time	Rising	_	10	_	μS
Watchdog and	safety timers	19 "Ch	ı			
t _{CTOPC}	Precharge safety timer	Programmable (48 min to 191 min)	-20	-	20	%
t _{CTOFC}	Complete charge safety timer	Programmable (382 min to 1527 min)	-20	-	20	%
t _{SYS_HO}	Buck start-up holdoff	USB_IN	200	-	-	ms
	timer	DC_IN	5	10	15	ms
t _{CHG_HO}	Charger start-up	Enabled	250	_	_	ms
	holdoff timer	Disabled	_	1	_	ms
t _{SNARL_WD}	Snarl watchdog timer	Programmable (eight settings, 1/16 sec to 8 sec), snarl timer enabled	-20	-	20	%
t _{BARK_WD}	Bark watchdog timer	Programmable (four settings, 16 sec to 128 sec), bark timer enabled and expired	-20	-	20	%
t _{BITE_WD}	Bite watchdog timer	Programmable (four settings, 1/16 sec to 8 sec), bark timer expired, bite timer enabled and expired	-20	-	20	%

I_{CHG} is overridden by the input current limit (I_{LIM})
 Recommended to use minimum setting of 50 mA or above




Figure 3-3 Charger efficiency measurement




Figure 3-4 Total power dissipation measurement




Figure 3-5 OTG efficiency across battery voltage and output current

The data is measured under the following conditions: Vbatt = 3.8 V and 4.2 V (measured at the Vbatt node), 800 kHz switching frequency

3.5.3 Fuel gauge

The fuel gauge module offers a hardware-based algorithm that is able to accurately estimate the battery's state of charge by using current monitoring and voltage-based techniques. This hybrid approach ensures both excellent short-term linearity and long-term accuracy. Furthermore, neither full battery charge cycling, nor zero-current-load conditions, are required to maintain the accuracy.

The fuel gauge measures the battery pack temperature by sensing the voltage across an external thermistor. Missing battery detection is also incorporated to accurately monitor battery insertion and removal scenarios, while properly updating the state of charge when a battery is reconnected.

Using precise measurements of battery voltage, current, and temperature, the fuel gauging algorithm compensates for the variation in battery characteristics across temperature changes and aging effects. This provides a dependable state of charge estimate throughout the entire life of the battery and across a broad range of operating conditions.

A low level of interaction with the system is required. A broad range of configuration registers are provided to fit the requirements of various applications.

Performance specifications for the PM670/PME605 fuel gauge are presented in Table 3-8.

Test conditions (unless otherwise noted); all voltages are relative to GND.

- $T_A = -30^{\circ} \text{C to } +85^{\circ} \text{C}$
- $V_{USBIN} = 5.0 \text{ V}, 9.0 \text{ V}, \text{ or missing}$
- $V_{FLT} = 4.4 \text{ V}$
- $2.7 \text{ V} < \text{V}_{\text{BATT}} < 4.75 \text{ V}$

Table 3-8 PM670/PME605 FG performance specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Battery voltage ADC		7				
NBIT _{VBATT}	Battery voltage resolution	UVLO is defined as the higher of V _{UVLO} or battery voltage + V _{ASHDN} .	_	15	-	bits
LSB _{VBATT}	Battery voltage LSB	10	_	152.6	-	μV
VBATT _{TCONV}	Battery voltage conversion time	15 bit	-	163.84	-	ms
VBATT _{GRNG}	Battery voltage guaranteed input range	7:06	0	_	4.75	V
VBATT _{ACC}	Battery voltage absolute accuracy	(VBATT_SNS_P - VBATT_SNS_M); $T_A = 25$ °C; $V_{BATT} = 3.0 \text{ V to } 4.4 \text{ V}$	-0.15	-	0.15	%
	2012 Sweet	(VBATT_SNS_P - VBATT_SNS_M); $T_A = 0^{\circ}C \text{ to } +70^{\circ}C;$ $V_{BATT} = 3.0 \text{ V to } 4.4 \text{ V}$	-0.3	-	0.3	%
Battery ID: ADC and bat	tery missing					
NBIT _{VBID}	Battery ID voltage reading bit number		-	10	-	bits
LSB _{VBID}	Battery ID voltage reading LSB		_	2.441	-	mV
VBID _{RNG}	Battery ID voltage nominal input range		0	-	2.5	V
VBID _{GRNG}	Battery ID voltage guaranteed input range	V _{AA} = 2.7 V	0	-	2.35	V

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VBID _{ACC}	Battery ID voltage reading gain accuracy, room temperature	T _A = 25°C; V _{BATT_ID} > 1 V	-0.75	_	0.75	%
	Battery ID voltage reading gain accuracy, over temperature	$T_A = 0$ °C to +70°C; $V_{BATT_ID} > 1$ V	-1	_	1	%
	Battery ID voltage reading offset, room temperature	T _A = 25°C; V _{BATT_ID} < 1 V	-7.5	_	7.5	mV
	Battery ID voltage reading offset, over temperature	T _A = 0°C to +70°C; V _{BATT_ID} < 1 V	-10	_	10	mV
IBID _{I1}	Bias current 1 value	T _A = 25°C	_	150	_	μА
	Bias current 1 tolerance		-5	_	5	%
IBID ₁₂	Bias current 2 value	T _A = 25°C	_	15	_	μА
	Bias current 2 tolerance	-68	-5	_	5	%
IBID _{I3}	Bias current 3 value	T _A = 25°C	_	5	_	μА
	Bias current 3 tolerance	20. Coll.	-5	_	5	%
BID _{MISSING}	Battery guaranteed to be detected as missing	S. S	750	_	-	kΩ
Battery thermistor: ADC	and battery missing		•			
NBIT _{BTHERM}	Thermistor voltage reading bit number		_	10	_	bits
LSB _{BTHERM}	Thermistor voltage reading LSB	BATT_THERM_BIAS = 2.7 V; 10 bits	_	2636	-	μV
BTHERM _{RNG}	Thermistor voltage nominal input range	BATT_THERM_BIAS = 2.7 V	_	0 to 2.7	-	V
BTHERM _{GRNG}	Thermistor voltage guaranteed input range	THERM pin; referenced to battery thermistor bias	0	-	94%	[FSR]
VBTHERM _{ACC}	Thermistor voltage reading gain accuracy, room temperature	$T_A = 25^{\circ}C;$ BATT_THERM_BIAS = 2.7 V; $V_{THERM} > 1 V$	-1	1	1	%
	Thermistor voltage reading gain accuracy, over temperature	T_A = -20°C to +70°C; BATT_THERM_BIAS = 2.7 V; V_{THERM} > 1 V	-1.5	_	1.5	%
	Thermistor voltage reading offset, room temperature	T _A = 25°C; BATT_THERM_BIAS = 2.7 V; V _{THERM} < 1 V	-7.5	-	7.5	mV
	Thermistor voltage reading offset, over temperature	T _A = -20°C to +70°C; BATT_THERM_BIAS = 2.7 V; V _{THERM} < 1 V	-10	-	10	mV

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
TBTEMP _{ACC}	Battery temperature measurement and mapping accuracy	T_{Batt} : 0°C to +50°C; I_{BATT} < 50 mA; thermistor β= 3450; thermistor value = 68 K; ideal passives	-1	-	2	°C
	Battery temperature measurement and mapping accuracy	T_{Batt} : -10°C to +60°C; I_{BATT} < 50 mA; Thermistor β= 3450; Thermistor value = 68 K; ideal passives	-3.25	-	3.25	°C
V _{BATT_THERM_BIAS}	Biasing voltage value	T _A = 0°C to +70°C; V _{AA} = 2.7 V	2.43	_	2.97	V
		T _A = 0°C to +70°C; V _{AA} = 2.57 V	2.31	_	2.76	V
		T _A = 0°C to +70°C; V _{AA} = 3.0 V	2.7	_	3.3	V
TPREBIAS _{STEPS}	Prebiasing length for thermistor conversion	Steps: 1, 2, 4, 8, 12, 16, 24, 32, and 40	1	_	40	ms
BAT_THERM _{RES}	Supported thermistor value range	50. Col.	10	_	100	kΩ
	Supported thermistor accuracy	(I)	_	0.5	_	%
	Supported thermistor beta value range		3200	_	4400	_
BAT_THERM _{CAP}	Supported thermistor capacitor value	BATT_THERM _{RES} = 10 k Ω to 100 k Ω	0	5	100	nF
THERM _{MISSING}	Battery guaranteed to be detected as missing	Value expressed as a V _{THERM} /V _{BATT_THERM_BIAS} ratio; BATT_THERM_BIAS > 0.5 V	96	_	_	%
THERM _{PRESENT}	Battery guaranteed to be detected as present	Value expressed as a V _{THERM} /V _{BATT_THERM_BIAS} ratio; BATT_THERM_BIAS > 0.5 V	_	-	94	%
Skin/external thermis	tor: ADC			1		
NBIT _{SETHERM}	Skin/external voltage bit number		_	10	-	bits
LSB _{SETHERM}	Skin/external thermistor voltage reading LSB	BATT_THERM_BIAS_EXT = 2.7 V, 10 bits	_	2636	-	μV
SETHERM _{RNG}	Skin/external thermistor voltage nominal input range	BATT_THERM_BIAS_EXT = 2.7 V	-	0 to 2.7	-	V

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SETHERM _{GRNG}	Skin/external thermistor voltage guaranteed input range	THERM pin; referenced to auxiliary thermistor bias	0	_	94%	[FSR]
SEVTHERM _{ACC}	Skin/external thermistor voltage reading gain accuracy, over temperature	T _A = -20°C to +70°C; V _{THERM} > 1 V	-0.5	-	2	%
	Skin/external thermistor voltage reading offset, over temperature	T _A =-20°C to +70°C; V _{THERM} < 1 V	5	-	25	mV
TSTEMP _{ACC}	Skin thermistor measurement and mapping accuracy for skin temperature regulation	T_{SKIN_CENTER} = 45°C; T_{SKIN} : 35°C to 60°C; I_{BATT} < 50 mA; skin/external thermistor β = 3450; skin/external thermistor value = 68 K; ideal passives	-0.5	-	1	°C
	G Solve	T_{SKIN_CENTER} = 45°C; T_{SKIN} : 25°C to 70°C; I_{BATT} < 50 mA; skin/external thermistor β = 3450; skin/external thermistor value = 68 K; ideal passives	-0.5	-	2	°C
USB input voltage: AL	DC specifications					
USB_IN_V _{NBIT}	USB_IN voltage bit number		_	10	_	bits
LSB _{USB_IN_V}	USB_IN voltage LSB		_	15.6	_	mV
USB_IN_V _{TCONV}	USB_IN voltage conversion time		_	5.1	-	ms
USB_IN_V _{RNG}	USB_IN voltage input nominal range		0	_	16 - LSB	V
USB_IN_V _{GRNG}	USB_IN voltage guaranteed input range		0	-	15.25	V
USB_IN_V _{ACC}	USB_IN voltage accuracy	T _A = 0°C to +70°C; 4 V < V _{USB_IN} < 15.25 V	-1	-	0.65	%
USB input current: AL	OC specifications	ı	<u>. </u>		1	1
USB_IN_I _{NBIT}	USB_IN current bit number		-	10	-	bits
LSB _{USB_IN_I}	USB_IN current LSB		_	4.9	-	mA
USB_IN_I _{TCONV}	USB_IN current conversion time		_	5.1	-	ms
USB_IN_I _{RNG}	USB_IN current input nominal range		0	-	5-LSB	Α

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
USB_IN_I _{GRNG}	USB_IN current guaranteed input range		0	-	4.5	Α
USB_IN_I _{ACC}	USB_IN current accuracy	$T_{A} = 0^{\circ}\text{C to } +70^{\circ}\text{C};$ $3.4 \text{ V < V}_{\text{BATT}} < 4.4 \text{ V};$ $4 \text{ V < V}_{\text{USB_IN}} < 5.5 \text{ V};$ input current = 1 A to 5 A; voltage-to-current scaling factor: 0.536	-7.5	-	7.5	%
		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C;$ $4 \text{ V} < \text{V}_{\text{USB_IN}} < 15.25 \text{ V};$ input current < 1 A	-80	_	60	mA
Charger die temperat	ure: ADC specifications					
VDIECHG _{NBIT}	Charger die temperature voltage bit number	CO.	_	10	_	bits
LSB _{DIECHG_TEMP_V}	Charger die temperature voltage LSB	2.06 801	-	1.63	-	mV
VDIECHG _{TCONV}	Charger die temperature voltage conversion time	30.3.0m	-	5.1	-	ms
VDIECHG _{RNG}	Charger die temperature voltage input nominal range		0	-	1.85	V
VDIECHG _{GRNG}	Charger die temperature voltage guaranteed input range		0	-	1.666	V
VDIECHG _{ACC}	Charger die temperature channel accuracy	T _A = -20°C to +70°C	-10	-	10	mV
PMIC die temperature	: ADC specifications					
VDIEPMI _{NBIT}	PMIC die temperature voltage bit number		_	10	-	bits
LSB _{DIEPMI_TEMP_V}	PMIC die temperature voltage LSB		_	1.63	_	mV
VDIEPMI _{TCONV}	PMIC die temperature voltage conversion time		_	5.1	_	ms
VDIEPMI _{RNG}	PMIC die temperature voltage input nominal range		0	-	1.85	V
VDIEPMI _{GRNG}	PMIC die temperature voltage guaranteed input range		0	-	1.66	V
VDIEPMI _{ACC}	PMIC die temperature channel accuracy	T _A = -20°C to +70°C	-8	_	8	mV

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Internal sensing with	nout external reporting: ADC	specifications				
IBATTIS _{NBIT}	Internal sensing without external reporting bit number		_	15	_	bits
LSB _{IBATTIS}	Internal sensing without external reporting LSB		_	305	_	μΑ
IBATTIS _{TCONV}	Internal sensing without external reporting conversion time	2	_	163	-	ms
IBATTIS _{GRNG}	Internal sensing without external reporting guaranteed input range	N.	-8.5	-	8.5	Α
IBATTIS _{ACC}	Internal sensing without external reporting current accuracy	T _A = 25°C; V _{BATT} = 3.0 V to 4.4 V; I _{BATT} = 1 A to 8 A; discharge	-5	-	5	%
		T_A = 25°C; V_{BATT} = 3.4 V to 4.4 V; I_{BATT} = -1 A to -4.5 A; V_{BATT} > V_{SYSMIN} ; charging	-3	-	3	%
	2019-51/2	T_A = 0°C to +70°C; V_{BATT} = 3.0 V to 4.4 V; I_{BATT} = 1 A to 8 A; V_{BATT} > V_{SYSMIN} ; discharge	-6.5	-	6.5	%
	7	T_A = 0°C to +70°C; V_{BATT} = 3.0 V to 4.4 V; I_{BATT} = -1 A to -4.5 A; V_{BATT} > V_{SYSMIN} ; charging	-6.5	-	6.5	%
		T _A = 25°C; V _{BATT} = 3.0 V to 4.4 V; I _{BATT} = 0 to -1 A; charging	-35	-	40	mA
		T_A = 0°C to +70°C; V_{BATT} = 3.0 V to 4.4 V; I_{BATT} = 0 to -1 A; V_{BATT} > V_{SYSMIN} charging	-70	-	70	mA
		T _A = 25°C; V _{BATT} = 3.0 V to 4.4 V; I _{BATT} = 0 A to 1 A; discharge	-40	-	40	mA
		T _A = 0°C to +70°C; V _{BATT} = 3.0 V to 4.4 V; I _{BATT} = 0 A to 1 A; discharge	-70	-	70	mA
		T _A = 25°C V _{BATT} = 3.0 V to 4.4 V; I _{BATT} = 1 A to 8 A; discharge	-5	-	5	%

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
IBATTIS _{TERM_ACC}	Internal sensing without external reporting charge termination current accuracy	T _A = 0°C to +70°C; V _{BATT} = 4.4 V; V _{USB_IN} = 5 V; I _{BATT} = -100 mA	-60	-100	-140	mA
Internal sensing with	external reporting: ADC sp	ecifications				
IBATTISWR _{NBIT}	Internal sensing with external reporting bit number	7.	_	15	_	bits
LSB _{IBATTISWR}	Internal sensing with external reporting LSB	2	_	305	_	μА
IBATTISWR _{TCONV}	Internal sensing with external reporting conversion time	Oly	_	163	-	ms
IBATTISWR _{GRNG}	Internal sensing with external reporting guaranteed input range		-8.5	-	8.5	Α
	2012.05.24 2012.540	320.32.0m				

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
IBATTISWR _{ACC}	Internal sensing with external reporting current accuracy (charging only)	T_A = 25°C; V_{BATT} = 3.0 V to 4.4 V; I_{BATT} = -1 A to -8.5 A; V_{BATT} > V_{SYSMIN} ; 5 V charging	-2	_	3.5	%
		$T_A = 0$ °C to +70°C; $V_{BATT} = 3.0$ V to 4.4 V; $I_{BATT} = -1$ A to -8.5 A; $V_{BATT} > V_{SYSMIN}$; 5 V charging	-4	-	5.5	%
		T_A = 25°C; V_{BATT} = 3.4 V to 4.4 V; I_{BATT} = -2.5 A to -8.5 A; V_{BATT} > V_{SYSMIN} ; 9 V charging	-2	-	4.5	%
		T_A = 0°C to +70°C; V_{BATT} = 3.4 V to 4.4 V I_{BATT} = -2.5 A to -8.5 A; V_{BATT} > V_{SYSMIN} ; 9 V charging	-4	-	6	%
	2019.05	$T_A = 25^{\circ}\text{C};$ $V_{BATT} = 3.0 \text{ V to } 4.4 \text{ V};$ $I_{BATT} = 0 \text{ to } -1 \text{ A};$ $V_{BATT} > V_{SYSMIN};$ 5 V charging	-35	-	45	mA
		$T_A = 0$ °C to +70°C; $V_{BATT} = 3.0$ V to 4.4 V; $I_{BATT} = 0$ to -1 A; $V_{BATT} > V_{SYSMIN}$; 5 V charging	-35	-	60	mA
		$T_A = 25$ °C; $V_{BATT} = 3.0$ V to 4.4 V; $I_{BATT} = -0.3$ A to -1 A; $V_{BATT} > V_{SYSMIN}$; 9 V charging	-10	-	55	mA
		T_A = 0°C to +70°C; V_{BATT} = 3.0 V to 4.4 V; I_{BATT} = -0.3 A to -1 A; V_{BATT} > V_{SYSMIN} ; 9 V charging	-35	_	65	mA
IBATTISWR _{TERM_ACC}	Internal sensing with external reporting termination current accuracy	T _A = 0°C to +70°C; V _{BATT} = 4.2 V to 4.55 V; V _{USB_IN} = 5 V; I _{BATT} = -100 mA	-85	-100	-140	mA

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
BCL/LMh reporting: ba	nttery current ADC and thr	eshold specifications				
BCLIADC _{RES}	Resolution of BCL battery current reading	7 bit + sign	-	80	-	mA
BCLIADC _{SAMPLETIME}	BCL sample interval	LPM	-	-	1.47	sec
		НРМ	_	-	1	ms
BCLIADC _{GRNG}	BCL current guaranteed range	7	-8.42	_	8.42	Α
BCLIADC _{ACC}	Accuracy of BCL battery current reading	Internal sensing; T _A = 0°C to +70°C; V _{BATT} = 2.5 V to 4.75 V; I _{BATT} = 0 A to +8.5 A	-540	-	540	mA
BCL/LMh reporting: ba	ttery voltage ADC specific	cations	1			
BCLVADC _{RES}	Resolution of BCL battery voltage reading	7 bit + sign	_	80	_	mA
BCLVADC _{SAMPLETIME}	BCL sample interval	LPM	_	-	1.47	sec
		HPM	_	1	50	ms
BCLVADC _{RNG}	BCL voltage nominal range	20.300	2	-	5	٧
BCLVADC _{GRNG}	BCL voltage guaranteed range	ndiec.	2	-	4.75	V
BCLVADC _{ACC}	Accuracy of BCL battery voltage reading	Internal sensing, without external reporting; T _A = 25°C; V _{BATT} = 2.0 V to 4.75 V; I _{BATT} < 4 A; time = 80 ms	-120	-	120	mV
BCL/LMh reporting: ba	attery voltage comparator					
VBATT_L _{ACC}	V _{BATT} low comparator accuracy		-30	-	30	mV
VBATT_TL _{ACC}	V _{BATT} too-low comparator accuracy		-30	-	30	mV
Standby oscillator spe	cification					
STBOSC _{ACC}	ADC clock time base	T _A = 25°C	198	200	202	kHz
	accuracy	T _A = 0°C to +70°C	196	200	204	kHz
FG reference specifica	tions	1			1	
VREG_FG	Regulator for ADC		2.5	-	3.0	V
SRAM_RETENTION	Minimum input supply voltage for memory volatile content retention		_	2.5	_	V

Table 3-8 PM670/PME605 FG performance specifications (cont.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ESR detection						
ESR _{PDOWN}	ESR pull-down current	$T_A = 0$ °C to +70°C	_	150	_	mA

NOTE: Relevant FG SoC accuracy plots will be provided in a future revision of this document.




Figure 3-6 Typical charge




Figure 3-7 Typical discharge

3.5.3.1 Battery serial interface

Battery serial interface (BSI) implements the physical layer of the MIPI battery interface (BIF) to connect either a low cost or smart battery pack. When interfaced with a smart battery, BSI enables a single-wire serial interface that allows digital communication between a mobile device (host) and battery (slave) over a battery communication line (BCL) or battery ID (BATT_ID) line. The purpose of BIF is to provide a method for communicating battery characteristics information to ensure safe and efficient charging control under all operating conditions. The software detects if a smart battery is connected and enables digital communication over BCL. BIF also provides battery authentication through a digital unique ID (UID) so that the host device can take appropriate action when an unauthorized battery is connected to the phone.

Table 3-9 BSI performance specifications

Parameter	Comments ¹	Min	Тур	Max	Unit
MIPI-BIF I/O electrical specifications			1		
BCL logic high or idle voltage	R_ID = 240 kΩ–450 kΩ	1.2	_	2.25	V
	I_PU = 5 μA				
BCL logic low voltage	R_ID = 450 Ω	_	_	0.1	V
Internal ID pull-up current source. See Ta	ble 3-8 for battery ID specifications.	!	Į.	1	!
Internal fast pull-up resistor		7	9	11	kΩ
BCL idle DC voltage for low-cost battery	R_ID = 19.6 kΩ–140 kΩ				
Programmable range		0.294	_	2.1	V
Accuracy		-4	_	4	%
MIPI-BIF I/O timing specifications for s	smart battery				
BIF time base range	Based on software programming	2	_	150	μs
Rise time	0 V to 1.1 V	_	_	500	ns
	R_ID = 240 kΩ				
	C_BCL = 50 pF				
Fall time	VOH_BCL (max) to 0.1	_	_	50	ns
	$R_ID = 450 k\Omega$				
	C_BCL = 50 pF				
MIPI-BIF timing specifications for batte	ery removal detection	ı			
Battery removal debounce filter time	Software programmable with step of				
Programmable range	31 µs (32 kHz sleep clock)	0	_	1	ms
Accuracy	OF THE	-16	_	16	%

^{1.} T = -30°C to +85°C, +2.7 V < V_{BATT} < +4.5 V, unless otherwise noted. All voltages are relative to GND.

3.6 Output power management

Output power management circuits include:

- Bandgap voltage reference circuit
- Internal voltage regulator connections
- High-frequency switched-mode power supply (HF-SMPS) circuits
- Fast-transient SMPS (FT-SMPS) circuits
- LDO linear regulators

The PM670 device is supplemented by the PM670A/PM670L device to provide all the regulated voltages needed for most wireless handset applications. Similarly, PME605 is supplemented by PM8005 to provide power to target applications.

Independent regulated power sources are required for various electronic functions to avoid signal corruption between diverse circuits, to support power management sequencing, and to meet different voltage-level requirements.

A total of 24 programmable voltage regulators are provided by the PMIC, with all outputs derived from a common bandgap reference circuit. Each regulator can be set to a low-power mode for power savings.

A high-level summary of all regulators is listed in Table 3-10 and Table 3-11.

Table 3-10 SMPS regulator summary for PM670

Regulator name	Circuit type	I _{RATED} (mA) ¹	PON sequence	Default state or on boot voltage (V) ²	Nominal voltage (V)	Sleep state	Specified/ programmable range ³	Expected use
S1A	FTS426 SMPS	4000	28	0.828	0.752	Off	0.344 V to 0.952 V	Qualcomm [®] Kryo™ Silver APC
S2A-S3A	FTS426 SMPS	8000	_	Off	0.752	Off	0.348 V to 1.056 V	Kryo Gold APC
S4A	HFS3 SMPS	3000	3	2.04	2.04	On	1.808 V to 2.04 V	HV subregulation LDOs
S5A	HFS3 SMPS	3000	27	0.828	0.752	Off	0.348 V to 1 V	Modem SS-Modem Q6- Boot memory
S6A	HFS3 SMPS	2000	12	1.352	1.352	On	1.224 V to 1.4 V	MV subregulation LDOs
S2A	FTS426 SMPS	4000	_	Off	0.752	Off	0.348 V to 1.056 V	APPS1–Single phase alternate
S3A	FTS426 SMPS	4000	16 (for single phase APPS1)	1.128	1.128	On	1 V to 1.2 V	LPDDR4X VDD2 alternate

^{1.} Rated current is the maximum current for which specification compliance is guaranteed, unless otherwise stated.

The current capability on SMPS regulators (S1 through S6) may be less than the I_{RATED} values to optimize external electrical bill of materials. However, configurations are designed for necessary robustness in the chipset application.

^{2.} All regulators have default voltage settings, whether they default on or not; the voltage and state depends on the programmable boot sequencer (PBS) configuration.

^{3.} The specified voltage range is the programmed range for which performance is guaranteed to meet all specifications. For usage outside this range, submit a case to QTI for approval.

Table 3-11 Linear/low-voltage regulator summary for PM670

Regulator name	Circuit type	I _{RATED} (mA)	PON sequence	Default state/ on boot voltage (V)	Nominal voltage Vout (V)	Sleep state	Specified/ programmable range (V)	Expected use
LDO1A	N600-MT	600	19	1.2	1.2	On	1.096 V to 1.296 V	PHY 1.2 V-UFS VCCQ
LDO2A	N1200-HT	1200	_	Off	1.0	Off	0.896 V to 1.096 V	SDR 1.0 V analog
LDO3A	N600-MT	600	4	1.0	1.0	Off	0.896 V to 1.096 V	SDR 1.0 V digital
LDO5A	N600-HT	600	9	0.8	0.8	Lowered	0.488 V to 0.8 V	WCSS
LDO6A	N600-HT	600	14	1.304	1.304	Off	1.248 V to 1.352 V	WCN RF, GPS, Metis
LDO7A	N1200-HT	1200	_	Off	1.2	Off	1.096 V to 1.304 V	SDR 1.2
LDO8A	P600-LV-MT	800	17	1.8	1.8	Off	1.696 V to 1.904 V	EMMC/UFS 1.8 V
LDO9A	P150-LV-HT	150	13	1.8	1.8	Off	1.696 V to 1.904 V	WCN_XO
LDO10A	P300-LV-HT	300	22	1.8	1.8	Off	1.696 V to 1.904 V	PHY - PLL - BB_CLK - USB
LDO11A	P150-LV-MT	150	18	1.8	1.8	Off	1.696 V to 1.904 V	Display touchscreen
LDO12A	P300-LV-HT	300		Off	1.8	Off	1.696 V to 1.904 V	SDR 1.8 V BBRX_HV, DAC
LDO13A	P600-LV-MT	600	10	1.8	1.8	On	1.696 V to 1.904 V	P3 pad, general IO (1.8 V)
LDO14A	P150-LV-MT	150	_	Off	1.8	Off	1.696 V to 1.904 V	Sensors (1.8 V)
LDO15A	P150-MT	150	_	Off	1.808	Off	1.696 V to 3 V	UICC1. NFC
LDO16A	P150-MT	150	_	Off	2.704	Off	2.6 V to 2.8 V	QFE
LDO17A	P150-MT	150	_	Off	1.808	Off	1.696 V to 3 V	UICC2
LDO18A	P50-MT	50	_	Off	2.704	Off	2.6 V to 2.8 V	WLAN, WWAN antenna sharing
LDO19A	P600-MT	600	15	3.104	3.312	Off	3 V to 3.4 V	WCN CHAIN0
LDO_XO	P50	50	_	Off	1.8	Off	1.7 V to 1.9 V	Internal LDO for clock

NOTE:

- All regulators have default voltage settings, whether or not they default on; the voltage and state depends upon the programmable boot sequencer (PBS) configuration.
- The specified voltage range is the programmed range for which performance is guaranteed to meet all specifications. For usage outside this range, submit a case to QTI for approval.

 LDO-rated current specifications are only valid while maintaining their specified headroom.
- Regulators with suffix "A" are from PM670 and suffix "B" are from PM670A/PM670L

Table 3-12 SMPS regulator summary for PME605

Regulator name	Circuit type	I _{RATED} (mA)	Regulator source	PON sequence	Default state or on boot voltage (V)	Nominal voltage (V)	Sleep state	Specified/ programmable range	Expected use
S1A	FTS426 SMPS	4000	VPH	22	0.752	0.752	Off	0.348 to 0.952	Kryo cores
S2A	FTS426 SMPS	4000	VPH	3	0.8	0.8	Lowered	0.488 to 0.952	VDDMX - LPI_MX
S3A	FTS426 SMPS	4000	VPH	15	0.6	0.6	Off	0.570 to 0.648	LP-DDR4X VDDQ + EBI VDDIO
S4A	HFS3 SMPS	3000	VPH	2019 511	2.04	2.04	On	1.64 to 2.04	HV SUB-REG LDO
S5A	HFS3 SMPS	3000	VPH	2	1	1	On	0.376-1.000	LV SUB-REG LDO
S6A	HFS3 SMPS	2000	VPH	10	1.352	1.352	Off	1.168-1.392	MV SUB-REG LDO

 Table 3-13
 Linear/low-voltage regulator summary for PME605

Regulator name	Circuit type	I _{RATED} (mA)	Regulator source	PON sequence	Default state/ on boot voltage (V)	Nominal voltage Vout (V)	Sleep state	Specified/ programmable range (V)	Expected use
L1A	N600-MT	600	S5A	6	0.8	0.8	Off	0.8 to 0.8	WLAN digital core
L2A	N1200-HT	1200	S6A	14	1.2	1.2	Off	1.15 to 1.25	PHY 1.2 V UFS VCCQ
L3A	N600-MT	138	S6A		Off	1.304	Off	1.15 to 1.35	WCN 1P3 RF
L5A	N600-HT	600	S6A		Off	1.2	Off	1.1 to 1.3	Camera 1.2 V digital
L6A	N600-HT	600	S5A	16	0.88	0.88	Off	0.88 to 0.88	PHY 0.88 V
L7A	N1200-HT	1200	S5A	4	0.8	0.8	On	0.352 to 0.952	LPI_CX
L8A	P600-LV-MT	600	S4A	13	1.8	1.8	On	1.7 to 1.95	UFS_EMMC VDDQ
L9A	P150-LV-HT	150	S4A		Off	1.8	Off	1.62 to 1.98	WCN XO
L10A	P300-LV-HT	300	S4A	17	1.8	1.8	Off	1.7 to 1.95	PLL - BBCLK - PHY_ USB
L11A	P150-LV_MT	150	S4A		Off	1.8	Off	1.7 to 1.9	CAMERA 1.8 V
L12A	P300-LV-HT	300	S4A	5	Off	1.8	Off	1.62 to 1.98	HDMI bridge chip
L13A	P600-LV-MT	600	S4A	79/10	1.8	1.8	On	1.7 to 1.9	GEN 1.8 V IO LP- DDR4X VDD1
L14A	P150-LV-MT	150	S4A	1,47	Off	1.8	Off	1.7 to 1.9	Sensors
L15A	P150-MT	150	VPH		Off	2.8	Off	2.7 to 2.9	Rear camera 2.8 V auto focus
L16A	P150-MT	150	VPH		Off	3	Off	2.9 to 3.1	ALPS sensor
L17A	P150-MT	150	VPH	18	3.088	3.088	Off	2.921 to 3.23	USB
L18A	P50-MT	50	VPH	20	2.96	2.96	Off	2.7 to 3.6	SDCard IO
L19A	P600-MT	600	VPH	19	2.96	2.96	Off	2.95 to 3.3	UFS_EMMC VCC
LDO_XO	P50-LV-MT	50	S4A		Off	1.8	Off	1.7 to 1.95	Internal LDO for clock

3.6.1 Reference circuit

All PMIC regulator circuits, and some other internal circuits, are driven by a common, on-chip voltage reference circuit.

Applicable voltage reference performance specifications are given in Table 3-14.

Table 3-14 Voltage reference performance specifications

Parameter	Comments	Min	Тур	Max	Units
Nominal internal VREF		_	1.250	-	V
Output voltage deviations	. 7				
Normal operation	Over temperature only, -20°C to +120°C	-0.32	_	0.32	%
Normal operation	All operating conditions	-0.50	_	0.5	%
Sleep mode	All operating conditions	-1.00	_	1.00	%

3.6.2 Internal voltage-regulator connections

Some regulator supply voltages and/or outputs are connected internally to power other PMIC circuits. These circuits will not operate properly unless their source voltage regulators are enabled and set to their proper voltages. These requirements are summarized in Table 3-15.

Table 3-15 Internal voltage regulator connections

Voltage supply or regulator output	Default	Supported circuits
VDD_MSM_IO	1.8 V	GPIOs; SPMI
VPH_PWR	3.6 V	GPIOs
VREG_L10A	1.8 V	BB_CLK
VREG_L7B	3.125 V	USB PD PHY

3.6.3 HF-SMPS

The PM670 device includes three high-frequency switched-mode power supply (HF-SMPS) circuits. They support PWM and PFM modes, and the automatic transition between PWM and PFM modes, depending on the load current. They also support a retention mode, which is an ultralow power state allowing significant efficient improvements in sleep. Pertinent performance specifications are given in the following tables.

Table 3-16 HF buck generic specification (all modes)

Parameter	Comments	Min	Тур	Max	Units
Output voltage operating range		0.32	-	2.04	V
Enable overshoot (voltage upon buck enabling)		_	_	80	mV
Enable settling time (turning on and off regulator)	From enable to within 1% of the final value, no load	_	_	500	μs

Table 3-16 HF buck generic specification (all modes) (cont.)

Parameter	Comments	Min	Тур	Max	Units
Ground current, no load ¹	PWM mode	_	550	-	μΑ
	PFM mode	_	50	_	
	Retention mode	_	1	_	
Power supply ripple rejection ratio (PSRR) ²	50 Hz	_	60	_	dB
	1 kHz	_	45	_	
	100 kHz	_	20	_	
Discharge time to 10% of output voltage ³	Nominal load cap 10 µF (effective), initial voltage = 2.04 V. Strong pull-down enabled.	S	0.5	3	ms
Peak inductor current limit (via SPMI)	2	0.85 × Ilim	llim	1.15 × Ilim	mA

- 1. Quiescent current (no switching). Auto mode selects the PFM/PWM mode, depending on the load current.
- 2. The specification will be updated after the characterization is completed.
- 3. A higher value of capacitance takes longer to discharge and requires lower pull-down strength.

Table 3-17 HF buck specifications (PWM)

Parameter	Test condition	Min	Тур	Max	Units
DC accuracy (over voltage, normal mode, over process, load, temperature, and line regulation) 1	V _{out} ≥ 0.8 V 0.32 ≤ V _{out} < 0.8 V	-2 -16	0 0	2 16	% mV
Load transient response ²	PWM mode, 400 mA load attack, or release	-50	_	80	_
Ripple voltage in PWM, continuous switching	Tested using 20 MHz BW limit	_	10	20	mVpp
Ripple voltage in PWM, light-load pulse skipping	Tested using 20 MHz BW limit at 40 mA load	-	20	50	mVpp

- 1. Buck in DCM/CCM, continuous switching
- 2. Applies to any 0.4 A step from 10 mA to I_{RATED} in > 1 μs steps

Table 3-18 HF buck specification PFM and retention mode (RM)

Parameter	Test condition	Min	Тур	Max	Units
Rated load current	PFM	200	_	_	
	Retention mode	200 ¹	_	_	mA
DC accuracy PFM mode (over	V _{out} ≥ 0.8 V, I _{RATED} /2	-2	_	4	%
voltage, over process, load, temperature, and line regulation) ²	$0.32 \le V_{out} < 0.8 \text{ V}, 100 \text{ mA}$	-16	_	40	mV
Ripple voltage in PFM mode	PFM low current mode, measured using 20 MHz bandwidth	_	_	50	mVpp
Ripple voltage in retention mode	Regulator maintains -50 mV to +80 mV from the programmed voltage	_	55	_	mVpp

Table 3-18 HF buck specification PFM and retention mode (RM) (cont.)

Parameter	Test condition	Min	Тур	Max	Units
Mode transition voltage regulation window PWM to/from PFM/retention ³		-50	-	80	mV
Retention mode load current slew rate		_	_	1	mA/ms

- 1. Retention mode can only handle 1 mA/ms transient
- 2. Relates to the valley of the PFM waveform
- 3. Manual mode transition

Table 3-19 HF buck specifications auto mode

	Parameter	Test condition	Min	Typical	Max	Units
Lo	oad transient response 1	400 mA load step	-50	_	80	mV

1. Applies to any 0.4 A steps from 10 mA to I_{RATED} in > 1 μs steps




Figure 3-8 S4A efficiency: V_{in} = 3.8 V, V_{out} = 2.04 V (increasing load) auto mode




Figure 3-9 S4A efficiency: V_{in} = 3.8 V, V_{out} = 2.04 V (decreasing load) auto mode




Figure 3-10 S5A efficiency: V_{in} = 3.8 V, V_{out} = 1.35 V (increasing load) auto mode




Figure 3-11 S5A efficiency: V_{in} = 3.8 V, V_{out} = 1.35 V (decreasing load) auto mode




Figure 3-12 S6A efficiency: V_{in} = 3.8 V, V_{out} = 0.87 V (increasing load) auto mode




Figure 3-13 S6A efficiency: V_{in} = 3.8 V, V_{out} = 0.87 V (decreasing load) auto mode

3.6.4 FT-SMPS

The PM670 device includes 3 FT-SMPS circuits. All FT-SMPS circuits can be combined for multiphase operation. PWM, PFM, and pulse-skipping modes are supported. New features introduced in the FT-SMPS are autonomous phase control (APC) and autonomous mode control (AMC). APC is where in multiphase operation, the phase count is autonomously managed in the hardware to select the appropriate number of phases for optimal efficiency based on the operative load current. AMC is where hardware manages the selection of PWM or PFM mode based on the operative load current in which the transitions are hardware autonomous. Pertinent **target** performance specifications are given in Table 3-20.

Table 3-20 FT-SMPS generic performance specifications ¹

Parameter	Comments	Min	Тур	Max	Units	
General characteristics						
Output voltage range		0.352	_	1.352	V	
CMC NPM or AMC NPM, any number of phases						
Rated steady-state load current per phase	Full-sized power stage	4.0	_	-	А	
DC output voltage accuracy in	VREG ≥ 0.8	-2.0	_	2.0	%	
CMC NPM or AMC NPM	VREG < 0.8 -30°C to 125°C	-16.0	_	16.0	mV	

Table 3-20 FT-SMPS generic performance specifications 1 (cont.)

Parameter	Comments	Min	Тур	Max	Units
Ripple voltage CMC NPM or AMC NPM		1	5.0	15.0	mVpp
Line transient response	GSM burst induced line transient represented by: $R_{BAT} = 350 \text{ m}\Omega, I_{STEP} = 2 \text{ A}$ with 10 µs slew. VPH_PWR capacitance = 100 µF.	-	-	20.0	mVpp
CMC NPM or AMC NPM, mult	iphase				I
Phase current mismatch in multiphase operation	Steady state loading, two or more phases; all active phases in CCM	-25.0	-	25.0	%
Phase current mismatch in multiphase operation at max rated current	Steady state loading, two or more phases; all active phases in CCM	-10.0	-	10.0	%
PWM current limit accuracy	Dynamic current limit as measured by maximum IL during PWM operation	-10.0	-	10.0	%
Ground current	60				
Ground current CMC NPM	Preliminary projection No load Single phase	_	0.55	0.80	mA
Ground current per phase CMC NPM (multiphase) or AMC NPM	Any number of phases	-	1.9	2.3	mA
Ground current CMC LPM	No load Sleep configuration Any number of phases	-	55.0	90.0	μА
Ground current per phase AMC LPM	No load Nonsleep configuration Any number of phases	-	80.0	110.0	μА
Ground current Retention mode	No load Single phase only	_	1.0	2.0	μA
CMC NPM or AMC load trans	ient, single phase				
Load transient dip/bump voltage disturbance, including any associated mode changes ²	1 A load step Transient step ~100 ns 1 V output	-40.0	-	70	mV
CMC NPM or AMC load trans	ient, multiphase			l	I
Load transient dip/bump voltage disturbance, including any associated mode or phase-count changes ²	1.75 A load step per phase Transient step ~100 ns 1 V output	-40.0	-	70	mV

Table 3-20 FT-SMPS generic performance specifications 1 (cont.)

Parameter	Comments	Min	Тур	Max	Units
AMC, any number of phases					1
HCPFM ripple voltage	HCPFM transition mode	_	_	70.0	mVpp
CMC LPM or AMC LPM, CPC	or APC, any number of phases				
DC output accuracy in CMC	V _{SET} ≥ 0.8 V	-2.0	_	4.0	%
LPM or AMC LPM	V _{SET} < 0.8 V	-16.0	_	32.0	mV
	-30°C to 125°C				
DC output voltage accuracy at	VREG = trimmed set point	-1.8		3.8	%
trimmed set point in CMC LPM or AMC LPM	-30°C to 125°C	-14.4	-	30.4	
PFM ripple voltage		-	25.0	50.0	mVpp
CMC LPM or AMC LPM					
Transition specifications					
Phase adding warm-up time	NPM CPC change in the phase count	_	25.0	-	μs
Phase current settling time (CMC NPM, CPC)	Steady state loading; all active phases in CCM; change in the phase count	⁶ Q, -	_	200	μs
Other general characteristics	0.301				
Enable settling time	V _{OUT} slewing to within 1% of final value (includes enable warmup of 40 μs); 40 μs warmup plus V _{SET} slewed at 4.8 mV per μs	_	196.0 at V _{SET} of 0.752 V	-	μs
Voltage stepper dip/bump	One LSB step slewing	-5.0	_	5.0	mV
Discharge impedance	Active strong pull-down enabled	-	32.0	-	Ω

^{1.} Performance is tuned on a domain-by-domain basis for alignment with chipset application requirements. All the specifications are valid for minimum VDD of 3 V

^{2.} Some performance relaxations are possible at VDD < 3 V.




Figure 3-14 S1A efficiency: $V_{in} = 3.8 \text{ V}$, $V_{out} = 0.872 \text{ V}$




Figure 3-15 S2A/S3A efficiency: $V_{in} = 3.8 \text{ V}$, $V_{out} = 0.872 \text{ V}$

3.6.5 Linear regulators

19 low dropout (LDO) linear regulator designs are implemented within the PM670/PME605:

- NMOS rated for 600 mA (N600) four
- NMOS rated for 1200 mA (N1200) two
- PMOS rated for 50 mA (P50) one
- PMOS rated for 150 mA (P150) three
- PMOS rated for 600 mA (P600) one
- LV-PMOS rated for 600 mA (LVP600) two
- LV-PMOS rated for 150 mA (LVP150) three
- LV-PMOS rated for 300 mA (LVP300) two
- LV-PMOS rated for 50 mA (LVP50) one

LDO performance specifications are presented in the following tables.

NOTE: The specifications in Table 3-21 for LVPMOS, PMOS, and NMOS LDOS require that the external component and PCB routing parasitics be in compliance with the targeted values listed in the *Understanding Low-Dropout (LDO) Regulators Application Note* (80-VT310-125).

NOTE: All specifications are defined with 100 mV headroom for LVPMOS and NMOS, 500 mV for PMOS (battery connected), and measured at C_{OUT}, unless stated otherwise (an example for the exception would be dropout voltage).

The headroom for subregulated LDOs is defined as V_{SET BUCK} - V_{SET LDO}.

For specifications that have multiple contributors, like overall DC error and dropout voltage, refer to the diagrams in the *Understanding Low-Dropout (LDO) Regulators Application Note* (80-VT310-125).

Table 3-21 LVPMOS (subregulated) LDO regulator specifications

Parameter	Comments	Min	Тур	Max	Units
Input voltage range	V _{IN} > 2.1 V degrade device reliability	1.8	_	2.04	V
Output voltage range	Programmable from 1.504 V to 3.544 V	1.504	ı	2.0	V
V _{OUT} step size	-	_	8	_	mV
Normal power mode					
Rated load current ¹ LV P150 LV P300 LV P600	Maximum load current at which all specifications are met. HR = 160 mV. Higher load current is possible at increased headroom.	150 300 600	- - -	- - -	mA mA mA
Overall DC error at default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Measured at C _{OUT} . HR = 160 mV Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (1.2% + 6 mV + 15 mV)	T	+1.2%	-
Overall DC error at nondefault voltage (includes load and line regulation, temperature, VBAT, MBG, variation, and trim error) ²	Measured at C _{OUT} HR = 160 mV Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (2% + 6 mV + 15 mV)	-	+2%	_
Load transient, undershoot, overshoot ³ ⁴	Load step of $0.5 \times I_{RATED}$ in 1 µs, with baseline current of $0.1 \times I_{RATED}$ to $0.5 \times I_{RATED}$. HR = 160 mV. Compared to the final settled value.	-40	-	70	mV
Start-up settling time ⁵	To within 1% of the final value	90	200	300	μs
Start-up in-rush current	During start-up. V _{SET} = 1.8 V LV P150 LV P300 LV P600	- - -	50 50 170	250 400 700	mA mA mA
Dropout voltage ⁶	From parent buck C _{OUT} to LDO sense point; load at I _{RATED}	_	_	85	mV
Load regulation	I _{LOAD} = I _{RATED} /100 to I _{RATED} . HR = 160 mV, measured at C _{OUT} . Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	-	_	0.3% + 6 mV + 15 mV	_
Line regulation	Based on VBAT from 3 V to 5 V. HR = 160 mV. For V _{OUT} ≥ 0.5 V	_	_	0.1	%/V

Table 3-21 LVPMOS (subregulated) LDO regulator specifications

Parameter	Comments	Min	Тур	Max	Units
Over current protection detection threshold (I _{OCP})	Threshold for OCP detection. OCP interrupt and self-shutdown are based on tripping this threshold.				
	LVP150	350	400	450	mA
	LVP300	700	800	900	mA
	LVP600	1100	1500	1850	mA
Short circuit current limit	Maximum current LDO will output when shorted to ground.	2x	2x	2x	I _{OCP}
Short circuit current limit test mode	Maximum current LDO will output when shorted to ground in test mode.	0.12x	0.12x	0.12x	I _{OCP}
Output noise density	HR = 160 mV; measured at C_{OUT} LDO contribution only, assumes clean V_{IN}				$\mu V/\sqrt{Hz}$
	100 Hz ≤ f 1 kHz	_	5	_	
	1 kHz ≤ f ≤ 10 kHz	_	1.7	_	
	10 kHz ≤ f ≤ 100 kHz	_	0.65	_	
	100 kHz ≤ f 1 MHz	_	0.25	_	
PSRR	From V_{IN} to V_{OUT} ; measured at C_{OUT} (HR = 160 mV, $I_{LOAD} = I_{RATED}$)				
	50 Hz to 1 kHz	40	50	_	dB
	1 kHz to 10 kHz	25	30	_	dB
	10 kHz to 100 kHz	20	25	_	dB
	100 kHz to 1 MHz	5	15	_	dB
	From V_{IN} to V_{OUT} ; measured at C_{OUT} (HR = 80 mV, $I_{LOAD} = I_{RATED}/2$)				
	50 Hz to 1 kHz	35	40	_	dB
	1 kHz to 10 kHz	20	25	_	dB
	10 kHz to 100 kHz	15	20	_	dB
	100 kHz to 1 MHz	0	10	_	dB
	From V_{IN} to V_{OUT} ; measured at C_{OUT} (HR = 40 mV, $I_{LOAD} = I_{RATED}/4$)				
	50 Hz to 1 kHz	30	35	_	dB
	1 kHz to 10 kHz	15	20	_	dB
	10 kHz to 100 kHz	10	15	_	dB
	100 kHz to 1 MHz	0	5	_	dB
Ground current, no load	Measured at the battery. I _Q may be much higher if LDO is operated in drop-out condition.	_	80	100	μА
Low-power mode		ı	1		1
Rated load current ¹	-	10	_	-	mA

Table 3-21 LVPMOS (subregulated) LDO regulator specifications

Parameter	Comments	Min	Тур	Max	Units
Overall DC error at default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Measured at C _{OUT} Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (2.7% + 0.1 mV + 0.25 mV)	_	+2.7%	-
Overall DC error at non default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Measured at C _{OUT} Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (3.7% + 0.1 mV + 0.25 mV)	-	+3.7%	-
Load transient, undershoot, overshoot	Load step of $0.5 \times I_{RATED}$ in 1 µs, with baseline current of $0.01 \times I_{RATED}$ to $0.5 \times I_{RATED}$. HR = 160 mV. Compared to the final settled value.	-40	-	70	mV
Dropout voltage	From parent buck C_{OUT} to LDO sense point. Load at I_{RATED} .	_	-	15	mV
Load regulation	I _{LOAD} = I _{RATED} /100 to I _{RATED} . HR = 160 mV, measured at C _{OUT} . Format: X + Y + Z X = Performance at LDO sense point Y = On-die routing DCR contribution Z = PCB routing DCR contribution	_	-	1.5% + 0.1 mV + 0.25 mV	-
Line regulation	Based on VBAT from 3.4 V to 4.75 V.	_	_	0.5	%/V
Over current protection detection threshold (I _{OCP})	Threshold for OCP detection. OCP interrupt and self-shutdown are based on tripping this threshold.	30	50	90	mA
Short-circuit current limit	Max current LDO outputs when shorted to ground.	1.3x	1.3x	1.3x	I _{OCP}
Power supply ripple rejection ratio (PSRR)	From V_{IN} to V_{OUT} ; measured at C_{OUT} (HR = 160 mV, I_{LOAD} = LPM I_{RATED} 50 Hz to 100 kHz	30	35	_	dB
Ground current, no load ⁷	Measured at the battery. I_Q may much be higher if LDO is operated in drop-out condition. Excludes FF/125 corner (20 μ A).	-	6.5	8	μA
Normal and low-power mode	•	<u> </u>		1	Ш
NPM: LPM overshoot and undershoot	HR = 160 mV, Measured at C _{OUT} . lload = LPM I _{RATED}	-40	-	70	mV
NPM: Bypass overshoot and undershoot	Measured at C_{OUT} . Iload = NPM I_{RATED} . Bypass entry: V_{IN} lowered to LDO V_{SET} Bypass exit: V_{IN} increased to LDO V_{SET} + 160 mV	-40	-	70	mV

Table 3-21 LVPMOS (subregulated) LDO regulator specifications

Parameter	Comments	Min	Тур	Max	Units
LPM: Bypass overshoot and undershoot	Measured at C_{OUT} . Iload = LPM I _{RATED} . Bypass entry: V_{IN} lowered to LDO V_{SET} Bypass exit: V_{IN} increased to LDO V_{SET} + 160 mV	-40	_	70	mV
Analog auto bypass entry/exit overshoot and undershoot	Starting HR = 40 mV, HR = 0, HR = 110 mV. Ramp rate=100 mV/µs during transition. I _{LOAD} = I _{RATED} . Compared to final settled value.	-40	_	70	mV
Ground current, with load	% of the load current. Closer to UL during light load and low HR condition.	7	0.4	0.8	% I _{LOAD}
LDO discharge time to below 100 mV	Strong pull-down enabled. UL is with maximum C _{OUT} .	-			
	LVP600		0.3	2.5	ms
	LVP300 and LVP150		0.07	0.5	ms
VREG_OK threshold		85%	90%	95%	V _{OUT}
Bypass mode					
Ground current ⁸	(40)	_	0.25	1	μA
LVP150 on resistance	From input capacitor (buck C _{OUT}) to LDO output cap. Format: X + Y + Z X = LDO contribution Y = on-die routing DCR, top level Z = PCB routing DCR	-	-	480 + 80 + 140 = 700	mΩ
LVP300 on resistance	20,24	_	_	240 + 40 + 70 = 350	mΩ
LVP600 on resistance		_	_	120 + 20 + 35 = 175	mΩ

- The rated current is the current at which the regulator meets all specifications. Higher currents can be allowed, but the regulator may need more headroom (the difference between V_{IN} and V_{OUT}. For low-power mode, the user should switch the LDO to normal power mode if the load current is expected to be above the rated current.
- 2. At high temperature and some process corners, the pass device leakage causes the output voltage to float up under no-load conditions. The leakage pull-down may need to be enabled to meet the specification.
- Overshoot and undershoot (load transient) scale linearly with load step. For example, PMOS LDO in normal power mode will have an overshoot/undershoot of 35 mV/-25 mV for a 0.01 × I_{RATED} to 0.5 × I_{RATED} load step with 100 ns rise/fall time.
- 4. Overshoot and undershoot (load transient) specifications can be met with the recommended load capacitance and as the output voltage changes under the following conditions:
 - V_{IN} > V_{OUT} + 0.5 V
 - Load changes from I_{RATED}/100 to I_{RATED} within 1 μs rise/fall time

Overshoot and undershoot (other conditions) specifications can be met with the recommended load capacitance and when $V_{IN} > V_{OUT} + 0.5 \text{ V}$ under the following conditions:

- Line change by 1 V
- LPM to NPM transitions
- LDO start-ups
- 5. The settling time is for start-up and any upward voltage change with the rated load capacitance. Time is increased with larger load capacitance. Settling time of a downward voltage change depends on the load current.

- 6. Dropout voltage is defined as follows:
 - a. Apply the specified load current.
 - b. Set $V_{IN} = V_{OUT} + 0.5 V$.
 - c. Measure the output voltage.
 - d. Reduce V_{IN} until V_{OUT} is reduced by 100 mV.
 - e. Calculate dropout voltage as V_{IN} V_{OUT} in this condition.
- 7. The low-power mode no-load ground current may be higher due to the current limiting mistrigger in the low-headroom configuration. Disabling the current limiting feature or giving enough headroom as of the dropout requirement can prevent mistriggering and reduce the ground current
- 8. In bypass mode, there is an active gate to source clamp to protect the LV PMOS.

Table 3-22 PMOS (battery connected) LDO regulator specifications

Parameter	Comments	Min	Тур	Max	Units
Input voltage range	9	2.5	_	5.5	V
Output voltage range		1.504	_	3.544	V
V _{OUT} step size	10.	_	8	_	mV
Normal power mode		<u>I</u>		1	
Rated load current ¹	Max load current at which all specifications are met. Higher load	50	_	_	mA
P150	current is possible at increased	150	_	_	mA
P300	headroom.	300	_	_	mA
P600	33° th.	600	_	_	mA
Maximum PASSFET power dissipation	- Se of winding	_	_	600	mW
Overall DC error at default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Measured at C _{OUT} Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (1% + 6 mV + 15 mV)	-	+1%	_
Overall DC error at non default voltages (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Measured at C _{OUT} Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (2% + 6 mV + 15 mV)	_	+2%	-
Load transient, undershoot, overshoot ^{3, 4}	Load step of $0.5 \times I_{RATED}$ in 1 μ s, with baseline current of $0.01 \times I_{RATED}$ to $0.5 \times I_{RATED}$. HR = 500 mV. Compared to final settled value.	-50	_	70	mV
Start-up settling time ⁵	To within 1% of final value $V_{OUT} = 3.3 \text{ V. UL}$ is with max C_{OUT} .	150	_	500	μs

Table 3-22 PMOS (battery connected) LDO regulator specifications (cont.)

Parameter	Comments	Min	Тур	Max	Units
Start-up in-rush current	During start-up. V _{SET} = 3.3 V.				
	P50	_	30	250	mA
	P150	_	25	300	mA
	P300	_	40	400	mA
	P600	_	150	800	mA
Dropout voltage ⁶	From parent buck C _{OUT} to LDO sense	_	_	300	mV
	point. Load at I _{RATED} .				
Load regulation	I _{LOAD} = I _{RATED} /100 to I _{RATED} . HR = 500 mV, measured at C _{OUT} .	7	-	0.3% + 6 mV +	_
	Format: X + Y + Z			15 mV	
	X = performance at LDO sense point				
	Y = on-die routing DCR contribution				
	Z = PCB routing DCR contribution				
Line regulation	Based on V _{BAT} from 3 V to 5 V.	_	_	0.1	%/V
	HR = 500 mV				
Over current protection detection threshold (I _{OCP})	Threshold for OCP detection. OCP interrupt and self-shutdown are based on tripping this threshold.				
	P50	75	100	150	mA
	P150	225	325	425	mA
	P300	450	650	700	mA
	P600	900	1200	1400	mA
Short-circuit current limit	Maximum current LDO will output when shorted to ground.	2x	2x	2x	I _{OCP}
Short circuit current limit test mode	Max current LDO will output when shorted to ground in test mode.	_	0.12x	_	I _{OCP}
Output noise density	HR = 500 mV. Measured at C _{OUT}				μV/√Hz
	LDO contribution only, assumes clean V _{IN}				F
	$100 \text{ Hz} \le \text{f} \le 1 \text{ kHz}$	_	11	-	
	1 kHz ≤ f ≤ 10 kHz	_	3.5	_	
	10 kHz \leq f \leq 100 kHz	_	1.2	_	
	100 kHz ≤ f ≤ 1 MHz	_	0.7	_	

Table 3-22 PMOS (battery connected) LDO regulator specifications (cont.)

Parameter	Comments	Min	Тур	Max	Units
PSRR	From V _{IN} to V _{OUT} ; measured at C _{OUT} (HR = 500 mV, I _{LOAD} = I _{RATED})				
	50 Hz to 1 kHz	40	45	_	dB
	1 kHz to 10 kHz	30	35	_	dB
	10 kHz to 100 kHz	25	30	_	dB
	100 kHz to 1 MHz	10	20	_	dB
	From V_{IN} to V_{OUT} ; measured at C_{OUT} (HR = 300 mV, $I_{LOAD} = I_{RATED}$)	0			
	50 Hz to 1 kHz	30	35	_	dB
	1 kHz to 10 kHz	20	25	-	dB
	10 kHz to 100 kHz	20	25	_	dB
	100 kHz to 1 MHz	5	15	_	dB
Ground current, no load	Measured at the battery. I _Q may be much higher if LDO is operated in a dropout condition.	_	85	120	μA
Low-power mode	101				
Rated load current	6	10	_	_	mA
Overall DC error at default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Measured at C _{OUT} Format: X + Y + Z X = performance at LDO sense point Y= on-die routing DCR contribution Z= PCB routing DCR contribution	- (2.7% + 0.1 mV + 0.25 mV)	_	+2.7%	_
Overall DC error at non default voltages (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Measured at C _{OUT} Format: X + Y + Z X = performance at LDO sense point Y= on-die routing DCR contribution Z= PCB routing DCR contribution	- (3.7% + 0.1 mV + 0.25 mV)	_	+3.7%	-
Load transient undershoot, overshoot ^{3, 4}	Load step of $0.5 \times I_{RATED}$ in 1 μ s, with baseline current of $0.01 \times I_{RATED}$ to $0.5 \times I_{RATED}$. HR = 500 mV. Compared to final settled value.	-40	-	70	mV
Dropout voltage	From parent buck C _{OUT} to LDO sense point. Load at I _{RATED}	-	35	80	mV
Load regulation	I _{LOAD} = I _{RATED} /100 to I _{RATED} . HR = 500 mV, measured at C _{OUT} . Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	-	-	1.5% + 0.1 mV + 0.25 mV	_
Line regulation	Based on V _{BAT} from 3.4 V to 4.75 V.	-	-	0.5	%/V
Overcurrent protection detection threshold	Threshold for OCP detection. OCP interrupt and self-shutdown are based on tripping this threshold.	20	30	50	mA

Table 3-22 PMOS (battery connected) LDO regulator specifications (cont.)

Parameter	Comments	Min	Тур	Max	Units
Short-circuit current limit	Maximum current LDO will output when shorted to ground.	1.3x	1.3x	1.3x	I _{OCP}
PSRR	From V _{IN} to V _{OUT} . Measured at C _{OUT} .				
	(HR = 500 mV, I _{LOAD} = I _{RATED}).				
	50 Hz to 1 kHz	35	40	-	_
	1 kHz to 10 kHz	30	30	_	_
	10 kHz to 100 kHz	30	30	_	_
	100 kHz to 1 MHz	20	30	_	_
Ground current, no load ⁷	Measured at the battery. I_Q may much be higher if LDO is operated in the dropout condition. Excludes FF/125 corner (20 μ A)	1	6.5	8	μА
Normal and low-power mod	le e				
NPM: LPM overshoot and	HR = 500 mV, measured at C _{OUT} .	-40	_	70	mV
undershoot	Iload = LPM I _{RATED}				
Analog auto bypass entry/exit overshoot and undershoot	Starting HR = 500 mV, HR = 0 (for 500 µs), HR = 500 mV. Ramp rate=100 mV/µs during transition. I _{LOAD} = I _{RATED} . Compared to the final settled value.	-40	_	70	mV
Ground current, with load	% of the load current. Closer to UL during light load and low HR condition.	-	0.4	0.8	% I _{LOAD}
LDO discharge time to below 100 mV	Strong pull down enabled. UL is with max C _{OUT} .				
	P600	_	_	3	ms
	P300, P150, P50	_	_	1.3	ms
VREG_OK threshold	-	85%	90%	95%	V _{OUT}
Bypass mode					
Ground current ⁸	-	-	0.5	1	μΑ
P50 on resistance	From input capacitor (BBYP or BoB C _{OUT}) to LDO output capacitor.	_	_	5.04 + 0.24	Ω
	Format: X + Y + Z			0.6 = 5.88	
P150 on resistance	X = LDO contribution	_	_	1.68 + 0.08	Ω
T 100 on rociotanos	Y = on-die routing DCR, top level			+	32
	Z = PCB routing DCR			0.2 = 1.96	
P300 on resistance		_	-	0.84 + 0.04	Ω
				0.1 = 0.98	
P600 on resistance		-	_	0.42 + 0.02	Ω
			1	+	

The rated current is the current at which the regulator meets all specifications. Higher currents can be allowed, but the regulator may need more headroom (the difference between V_{IN} and V_{OUT}). For low-power mode, the user should switch the LDO to normal power mode if the load current is expected to be above the rated current.

- 2. At high temperature and some process corners, the pass device leakage causes the output voltage to float up under no-load conditions. The leakage pull-down may need to be enabled to meet the specification.
- Overshoot and undershoot (load transient) scale linearly with load step. For example, PMOS LDO in normal power mode will have an overshoot/undershoot of 35 mV/-25 mV for a 0.01 × I_{RATED} to 0.5 × I_{RATED} load step with 100 ns rise/fall time.
- 4. Overshoot and undershoot (load transient) specifications can be met with the recommended load capacitance and as the output voltage changes under the following conditions:
 - V_{IN} > V_{OLIT} + 0.5 V
 - Load changes from I_{RATED}/100 to I_{RATED} within 1 μs rise/fall time

Overshoot and undershoot (other conditions) specifications can be met with the recommended load capacitance and when $V_{IN} > V_{OUT} + 0.5 \text{ V}$ under the following conditions:

- Line change by 1 V
- LPM to NPM transitions
- LDO start-ups
- 5. The settling time is for start-up and any upward voltage change with the rated load capacitance. Time is increased with larger load capacitance. Settling time of a downward voltage change depends on the load current.
- 6. Dropout voltage is defined as follows:
 - a. Apply the specified load current.
 - b. Set $V_{IN} = V_{OLIT} + 0.5 V$.
 - c. Measure the output voltage.
 - d. Reduce V_{IN} until V_{OUT} is reduced by 100 mV.
 - e. Calculate dropout voltage as $V_{\mbox{\footnotesize{IN}}}$ $V_{\mbox{\footnotesize{OUT}}}$ in this condition.
- 7. The low-power mode no-load ground current may be higher due to the current limiting mistrigger in the low-headroom configuration. Disabling the current limiting feature or giving enough headroom as of the dropout requirement can prevent mistriggering and reduce the ground current.
- 8. In bypass mode, there is an active gate to source clamp to protect the LV PMOS.

Table 3-23 NMOS LDO regulator specifications

Parameter	Comments	Min	Тур	Max	Units
Input voltage range		0.32	_	1.4	V
Output voltage range	Programmable from 0.312 V to 1.328 V	0.32	-	1.304	V
V _{OUT} step size		_	8	_	mV
Normal power mode					
Rated load current ¹ N300 N600 N1200	Maximum load current at which all specifications are met. HR = 160 mV. Higher load current is possible at increased headroom.	300 600 1200	- - -	- - -	mA mA mA
Overall DC error at default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Assume default voltage ≥ 0.8 V; measured at C _{OUT} HR = 160 mV Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (1.3% + 12 mV + 30 mV)	-	+1.3%	-
Overall DC error at non default voltages (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	For V _{OUT} ≥ 0.5 V, up to I _{RATED} ; measured at C _{OUT} HR = 160 mV Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (2% + 12 mV + 30 mV)	1	+2%	
	For V _{OUT} < 0.5 V, up to I _{RATED} /4. Measured at C _{OUT} HR = 160 mV Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (10 + 3 + 8)	ı	10	mV
Load transient undershoot, overshoot ^{3, 4}	Load step of 0.5 × I _{RATED} in 1 µs, with baseline current of 0.01 × I _{RATED} or higher. HR = 160 mV. Compared to final settled value.	-40	1	70	mV
Start-up settling time ⁵	To within 1% of the final value	80	140	200	μs
Start-up in-rush current	During start up. Variation due to the bulk capacitor size. N300 N600 N1200	- - -	40 80 160	400 800 900	mA mA mA
Dropout voltage ⁶	From parent buck C_{OUT} to LDO sense point. Load at I_{RATED} For $V_{PH} \ge 3 \text{ V}$ For $V_{PH} < 3 \text{ V}$	-	-	85 95	mV mV

Table 3-23 NMOS LDO regulator specifications (cont.)

Parameter	Comments	Min	Тур	Max	Units
Load regulation	I _{LOAD} = I _{RATED} /100 to I _{RATED} . HR = 160 mV, Measured at C _{OUT} . Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	-	-	0.3% + 12 mV + 30 mV	_
Line regulation	Based on VBAT from 3 V to 5 V. HR = 160 mV. For V _{OUT} >=0.5 V	-	_	0.1	%/V
Short circuit current limit and OCP detection threshold N300	The maximum current LDO will output when shorted to ground.	400	550	900	mA
Short-circuit current limit and OCP detection threshold N600	The maximum current LDO will output when shorted to ground.	800	1100	1800	mA
Short-circuit current limit and OCP detection threshold N1200	The maximum current LDO will output when shorted to ground.	1800	2400	3300	mA
Short circuit current limit test mode	The maximum current LDO will output when shorted to ground in test mode.	_	110	_	mA
Output noise density	HR = 160 mV; measured at C_{OUT} LDO contribution only, assumes clean V_{IN} .				μV/√Hz
	100 Hz ≤ f 1 kHz	_	3	_	
	1 kHz ≤ f ≤ 10 kHz	_	1.5	_	
	10 kHz \leq f \leq 100 kHz 100 kHz \leq f 1 MHz	_	1.2 0.5	_	
DODD	29 .00 V	_	0.5	_	
PSRR	From V_{IN} to V_{OUT} . Measured at C_{OUT} (HR = 160 mV, $I_{LOAD} = I_{RATED}$).				
	50 Hz to 1 kHz	50	70	_	dB
	1 kHz to 10 kHz	35	55	_	dB
	10 kHz to 100 kHz	30	45	_	dB
	100 kHz to 1 MHz	15	30	_	dB
	From V_{IN} to V_{OUT} . Measured at C_{OUT} (HR = 80 mV, $I_{LOAD} = I_{RATED}/2$).				
	50 Hz to 1 kHz	40	50	_	dB
	1 kHz to 10 kHz	25	35	_	dB
	10 kHz to 100 kHz	20	30	_	dB
	100 kHz to 1 MHz	10	25	_	dB
	From V_{IN} to V_{OUT} . Measured at C_{OUT} (HR = 40 mV, $I_{LOAD} = I_{RATED}/4$).				
	50 Hz to 1 kHz	30	40	_	dB
	1 kHz to 10 kHz	15	25	_	dB
	10 kHz to 100 kHz	15	20	_	dB
	100 kHz to 1 MHz	5	20	_	dB
Ground current, no load	Measured at the battery. I _Q may be much higher if LDO is operated in drop-out condition.	-	95	110	μА

Table 3-23 NMOS LDO regulator specifications (cont.)

Parameter	Comments	Min	Тур	Max	Units
Low-power mode					ı
Rated load current ¹	Maximum load current at which all specifications are met. Higher load current is possible at increased headroom	30	-	_	mA
Overall DC error at default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Assume default voltage ≥ 0.8 V; measured at C _{OUT} Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (2.5% + 1.2 mV + 3 mV)	-	+2.5%	-
Overall DC error at non default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	For V _{OUT} ≥ 0.5 V, up to I _{RATED} ; Measured at C _{OUT} Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (3% + 1.2 mV + 3 mV)	-	+3%	-
	For V _{OUT} < 0.5 V, up to I _{RATED} /4; measured at C _{OUT}	-20	-	20	mV
Load transient, undershoot, overshoot ^{3, 4}	Load step of $0.5 \times I_{RATED}$ in 1 µs, with baseline current of $0.1 \times I_{RATED}$ or higher. HR = 160 mV. Compared to the final settled value.	-40	-	70	mV
Dropout voltage	From package V _{IN} pin to V _{OUT} pin. Load at I _{RATED}	-	-	85	mV
Load regulation	I _{LOAD} = I _{RATED} /100 to I _{RATED} . HR = 160 mV, Measured at C _{OUT} . Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	-	-	1% + 1.2 mV + 3 mV	-
Line regulation	Based on V _{BAT} from 3.4 V to 4.75 V.	-	-	0.5	%/V
Short circuit current limit and OCP detection threshold	Maximum current LDO will output when shorted to ground.	75	-	250	mA
Ground current, no load ⁷	Measured at the battery. I _Q may much be higher if LDO is operated in drop-out condition.	-	20	23	μА
Normal and low-power mode				1	1
NPM: LPM overshoot and undershoot	HR = 160 mV, measured at C _{OUT} . lload = LPM I _{RATED}				
	Vph > 3 V	-40	-	70	mV
	Vph > 3 V	-40	_	100	mV

Table 3-23 NMOS LDO regulator specifications (cont.)

Parameter	Comments	Min	Тур	Max	Units
NPM: Bypass overshoot and undershoot	Measured at C_{OUT} . Iload = NPM I_{RATED} . Bypass entry: V_{IN} lowered to LDO V_{SET} Bypass exit: V_{IN} increased to LDO V_{SET} +160 mV	-40	-	70	mV
LPM: Bypass overshoot and undershoot	Measured at C_{OUT} . Iload = LPM I_{RATED} . Bypass entry: V_{IN} lowered to LDO V_{SET} Bypass exit: V_{IN} increased to LDO V_{SET} + 160 mV	-40	-	70	mV
Analog auto bypass entry/exit overshoot and undershoot	Starting HR = 40 mV, HR = 0, HR = 110 mV. Ramp rate=100 mV/µs during transition. I _{LOAD} = I _{RATED} . Compared to final settled value.	-40	_	70	mV
Ground current, with load	% of the load current	-	_	0.5	% I _{LOAD}
LDO discharge time to below 100 mV	Nominal load capacitor and strong pull-down enabled	-	0.1	2	ms
VREG_OK threshold	00	85%	90%	95%	V _{OUT}
Bypass mode	.06				
Ground current 8	33	_	2	5	μA
N300 on resistance	From input cap (buck C _{OUT}) to LDO output cap. Format: X+Y+Z	-	_	280 + 80 + 140 = 500	mΩ
N600 On resistance	X = LDO contribution Y = on-die routing DCR, top level Z = PCB routing DCR	_	-	140 + 40 + 70 =250	
N1200 on resistance		_	_	70 + 20 + 35 =125	

- The rated current is the current at which the regulator meets all specifications. Higher currents can be allowed, but the regulator may need more headroom (the difference between V_{IN} and V_{OUT}). For low-power mode, the user should switch the LDO to normal power mode if the load current is expected to be above the rated current.
- 2. At high temperature and some process corners, the pass device leakage causes the output voltage to float up under no-load conditions. The leakage pull-down may need to be enabled to meet the specification.
- Overshoot and undershoot (load transient) scale linearly with load step. For example, PMOS LDO in normal power mode will have an overshoot/undershoot of 35 mV/-25 mV for a 0.01 × I_{RATED} to 0.5 × I_{RATED} load step with 100 ns rise/fall time.
- 4. Overshoot and undershoot (load transient) specifications can be met with the recommended load capacitance and as the output voltage changes under the following conditions:
 - V_{IN} > V_{OUT} + 0.5 V
 - $^{\bullet}$ Load changes from $I_{RATED}/100$ to I_{RATED} within 1 μs rise/fall time

Overshoot and undershoot (other conditions) specifications can be met with the recommended load capacitance and when $V_{IN} > V_{OUT} + 0.5 \text{ V}$ under the following conditions:

- Line change by 1 V
- · LPM to NPM transitions
- LDO start-ups
- 5. The settling time is for start-up and any upward voltage change with the rated load capacitance. Time is increased with larger load capacitance. Settling time of a downward voltage change depends on the load current.

- 6. Dropout voltage is defined as follows:
 - a. Apply the specified load current.
 - b. Set $V_{IN} = V_{OUT} + 0.5 V$.
 - c. Measure the output voltage.
 - d. Reduce V_{IN} until V_{OUT} is reduced by 100 mV.
 - e. Calculate dropout voltage as V_{IN} V_{OUT} in this condition.
- 7. The low-power mode no-load ground current may be higher due to the current limiting mistrigger in the lowheadroom configuration. Disabling the current limiting feature or giving enough headroom as of the dropout requirement can prevent mistriggering and reduce the ground current
- 8. In bypass mode, there is an active gate to source clamp to protect the LV PMOS.



Table 3-24 LDO2A, LDO5A, LDO6A, and LDO7A NMOS regulator specifications

Parameter	Test condition or comment	Min	Тур	Max	Units
Input voltage range		0.312	_	1.4	V
Output voltage range	Programmable from 0.312 to 1.328	0.312	-	1.304	V
V _{out} step size		7	8	_	mV
Normal power mode	(M			
Rated load current ¹ N300 N600 N1200	Max load current at which all specifications are met. HR = 100 mV. Higher load current is possible at increased headroom	300 600 1200	Ē	- - -	mA mA mA
Overall DC error at default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	Assume default voltage ≥ 0.8 V. Measured at C _{out} . HR = 100 mV. Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (1.3% + 12 mV + 30 mV)	-	1.3%	_
Overall DC error at non-default voltage (includes load and line regulation, temperature, VBAT, MBG variation, and trim error) ²	For $V_{out} \ge 0.5$ V, up to I_{RATED} . Measured at C_{out} . HR = 100 mV. Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (2% + 12 mV + 30 mV)	-	2%	-
	For V_{out} < 0.5 V, up to I_{RATED} /4. Measured at C_{out} . HR = 100 mV. Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	- (10 + 3 + 8)	_	10	mV
Load transient undershoot, overshoot	Load step of 0.5 × I _{RATED} in 1 μs, with baseline current of 0.1 × I _{RATED} or higher. HR = 100mV. Compared to the final settled value.	-40	_	70	mV
Startup settling time ³	To within 1% of final value	40	140	200	μs

Table 3-24 LDO2A, LDO5A, LDO6A, and LDO7A NMOS regulator specifications (cont.)

Parameter	Test condition or comment	Min	Тур	Max	Units
Startup in-rush current	During start-up. Variation due to bulk cap size				
	N300	- 0	40	400	mA
	N600		80	800	
	N1200	1	160	900	
Dropout voltage ⁴	From parent buck C _{OUT} to LDO sense point. Load at				
	I _{rated}				
	For Vph ≥ 3 V	-	_	54	mV
	For Vph < 3 V	_	_	65	
Load regulation	$I_{LOAD} = I_{RATED}/100$ to I_{RATED} . HR = 100 mV.	-	_	0.3% + 12 mV +	
	Measured at C _{OUT} .			30 mV	
	Format: X + Y + Z				
	X = performance at LDO sense point				
	Y = on-die routing DCR contribution				
	Z = PCB routing DCR contribution				
Line regulation	Based on V _{BAT} from 3 V to 5 V. HR = 100 mV. For Vout ≥ 0.5 V	-	-	0.1	%/V
Short circuit current limit and OCP detection threshold N300	Max current LDO will output when shorted to ground	400	550	900	mA
Short circuit current limit and OCP detection threshold N600	Max current LDO will output when shorted to ground	800	1100	1800	mA
Short circuit current limit and OCP detection threshold N1200	Max current LDO will output when shorted to ground	1800	2400	3300	mA
Short circuit current limit test mode ⁵	Max current LDO will output when shorted to ground in test mode	-	110	-	mA
Output noise density	HR = 100 mV. Measured at Cout. LDO contribution only, assumes clean Vin.				
	100 Hz ≤ f ≤ 1 kHz	2	_	_	X/ [II
	1 kHz ≤ f ≤ 10 kHz	1	_	_	$\mu V / \sqrt{Hz}$
	10 kHz ≤ f ≤ 100 kHz	0.5	_	_	$\mu \mathrm{V}/\sqrt{\mathrm{Hz}}$
	100 kHz ≤ f ≤ 1 MHz	0.35	_	_	F// •

Table 3-24 LDO2A, LDO5A, LDO6A, and LDO7A NMOS regulator specifications (cont.)

Parameter	Test condition or comment	Min	Тур	Max	Units
PSRR	From V _{IN} to V _{OUT} . Measured at Cout.				
	(HR = 100 mV, $I_{LOAD} = I_{RATED}$).				
	50 Hz to 1 kHz	40	55	_	dB
	1 kHz to 10 kHz	30	35	_	
	10 kHz to 100 kHz	15	25	_	
	100 kHz to 1 MHz	5	10	_	
	From V _{IN} to V _{OUT} . Measured at Cout.				
	(HR = 50 mV, $I_{LOAD} = I_{RATED}/2$).	/			
	50 Hz to 1 kHz	15	50	_	dB
	1 kHz to 10 kHz	15	30	_	
	10 kHz to 100 kHz	10	15	_	
	100 kHz to 1 MHz	_	10	_	
	From V _{IN} to V _{OUT} . Measured at Cout. (HR = 25 mV, I _{LOAD} = I _{RATED} /4). 50 Hz to 1 kHz 1 kHz to 10 kHz 10 kHz to 100 kHz 100 kHz to 1 MHz				
	(HR = 25 mV, $I_{LOAD} = I_{RATED}/4$).				
	50 Hz to 1 kHz	10	40	_	dB
	1 kHz to 10 kHz	10	20	_	
	10 kHz to 100 kHz	5	10	_	
	100 kHz to 1 MHz	_	5	_	
Ground current, no load	Measured at the battery. I_Q may be much higher if LDO is operated in drop-out condition.		95	110	μА
Low-power mode	,	1			
Rated load current ¹	Max load current at which all specifications are met.		_		
N300	Higher load current is possible at increased headroom	30		_	mA
N600		30		_	
N1200		30		_	
Overall DC error at default	Assume default voltage ≥ 0.8 V. Measured at Cout	- (2.5% + 1.2	_	2.5%	_
voltage (includes load and line regulation, temperature, VBAT,	Format: X + Y + Z	mV + 3 mV)			
MBG variation and trim error) ²	X = performance at LDO sense point				
	Y = on-die routing DCR contribution				
	Z = PCB routing DCR contribution				

Table 3-24 LDO2A, LDO5A, LDO6A, and LDO7A NMOS regulator specifications (cont.)

Parameter	Test condition or comment	Min	Тур	Max	Units
Overall DC error at non-default voltage (includes load and line regulation, temperature, VBAT, MBG variation and trim error) ²	For Vout ≥ 0.5 V, up to I _{RATED} Measured at Cout. Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution For Vout < 0.5 V, up to I _{RATED} /4	- (3% + 1.2 mV + 3 mV)	-	20	mV
	Measured at Cout	23			
Load transient undershoot, overshoot	Load step of $0.5 \times I_{RATED}$ in 1 µs, with baseline current of $0.1 \times I_{RATED}$ or higher. HR = 100mV. Compared to final settled value.	-40	-	70	mV
Dropout voltage	From package V _{IN} pin to V _{OUT} pin. Load at I _{RATED}	_	_	7.5	mV
Load regulation	I _{LOAD} = I _{RATED} /100 to I _{RATED} . HR = 100 mV. Measured at Cout. Format: X + Y + Z X = performance at LDO sense point Y = on-die routing DCR contribution Z = PCB routing DCR contribution	_	-	1% + 1.2 mV + 3 mV	
Line regulation	Based on V _{BAT} from 3.4 V to 4.75 V	_	-	0.5	%/V
Ground current, no load ⁶	Measured at the battery. IQ may much be higher if LDO is operated in drop-out condition.	-	17	23	μΑ
Normal and low power mode					
NPM to LPM overshoot and undershoot	HR = 100 mV, Measured at Cout. I_{LOAD} = LPM I_{RATED}	-50	_	90	mV
Analog auto-bypass entry/exit overshoot and undershoot	Starting HR = 40 mV, HR = 0, HR = 110 mV. Ramp rate = 100 mV/ μ s during transition. $I_{LOAD} = I_{RATED}$. Compared to final settled value.	-40	-	70	mV
Ground current, with load	% of the load current	_	-	0.5	% I _{LOAD}
LDO discharge time to below 100 mV	Nominal load cap and strong pull-down enabled	-	0.1	2	ms

Table 3-24 LDO2A, LDO5A, LDO6A, and LDO7A NMOS regulator specifications (cont.)

Parameter	Test condition or comment	/lin	Тур	Max	Units
VREG_OK threshold	8	5%	90%	95%	V _{out}
Bypass mode		-			
Ground current ⁷		M	2	5	μΑ
N300 on resistance	From input cap (buck C_{out}) to LDO output cap. Format: $X + Y + Z$	4	-	140 + 80 + 140 = 360	mΩ
N600 on resistance	X = LDO contribution Y = on-die routing DCR, top level	_	-	70 + 40 + 70 = 180	mΩ
N1200 on resistance	Z = PCB routing DCR	_	-	35 + 20 + 35 = 90	mΩ

- 1. The rated current is the current at which the regulator meets all specifications. Higher currents can be allowed, but the regulator may need more headroom, that is, the difference between V_{IN} and V_{OUT}. For low-power mode, the user should switch the LDO to normal power mode if the load current is expected to be above the rated current.
- 2. At high temperature and some process corners, the pass device leakage causes the output voltage to float up under no-load conditions. The leakage pull down may need to be enabled to meet the specification.
- 3. The settling time is for start-up and any upward voltage change with the rated load capacitance. Time is increased with larger load capacitance. Settling time of a downward voltage change depends on the load current.
- 4. Dropout voltage is defined as follows:
 - a. Apply the specified load current.
 - b. Set $V_{IN} = V_{OLIT} + 0.5 V$.
 - c. Measure the output voltage.
 - d. Reduce V_{IN} until V_{OUT} is reduced by 100 mV.
 - e. Calculate dropout voltage as V_{IN} V_{OLIT} in this condition.
- 5. The current limit test mode in NPM is used to evaluate the actual current limit threshold in normal mode. The threshold of test mode is designed to allow ATE to test the current limit functionality without having to use test resource that can support more than 200 mA of DC current.
- 6. The low-power mode no-load ground current may be higher due to the current limiting mistrigger in low headroom configuration. Disabling the current limiting feature or giving enough headroom as of the dropout requirement can prevent mistriggering and reduce the ground current.
- 7. In bypass mode, there is an active gate to source clamp to protect the LV NMOS.

Table 3-25 VREG_XO specifications

Parameter	Comments	Min	Тур	Max	Units
Rated load current		_	_	3	mA
V _{in} range		1.8	_	2.15	V
V _{out}		_	1.8	_	V
Settling time	To within 1% of final voltage, with 1 μF output capacitor	_	_	250	μs

Table 3-26 VREG_RF specifications

Parameter	Comments	Min	Тур	Max	Units
Rated load current	4	-	_	10	mA
V _{in} range		1.8	-	2.15	V
V _{out}	40	1.0	1.2	1.7	V
Settling time	To within 1% of final voltage, with 1 μF output capacitor	_	_	250	μs
	2012.05.23.20.32.00m				

3.7 General housekeeping

The PMIC includes many circuits that support handset-level housekeeping functions – various tasks that must be performed to keep the handset in order. Integration of these functions reduces the external parts count and the associated size and cost. Housekeeping functions include an analog switch matrix, multiplexers, and voltage scaling; an HK/XO ADC circuit; system clock circuits; a real-time clock for time and alarm functions; and overtemperature protection.

3.7.1 Analog multiplexer and scaling circuits

A set of analog switches, analog multiplexers, and voltage-scaling circuits select and condition a single analog signal for routing to the on-chip HK/XO ADC. The multiplexer and scaling functions are summarized in Table 3-27.

Table 3-27 Analog multiplexer and scaling functions

Channel number (hexadecimal)	Channel number (dec.)	Description	Source	Scaling	Internal pull-up	Input range (V)
0	0	REF_GND	Pin: GND_REF	1/1	Open	0 to 1.875
1	1	1.25VREF	Internal: MBG	1/1	Open	0 to 1.875
2	2	VREF_VADC	Internal: VADC LDO	1/1	Open	0 to 1.875
83	131	VPH_PWR	Pin: VPH_PWR	1/3	Open	0 to 4.75
85	133	VCOIN	Pin: VCOIN	1/3	Open	0 to 4.75
6	6	DIE_TEMP	Internal: TEMP_ALARM	1/1	Open	0 to 1.875
С	12	XO_THERM	Pin: XO_THERM	1/1	Open	0 to 1.875
D	13	AMUX_THM1	Pin: AMUX_1	1/1	Open	0 to 1.875
Е	14	AMUX_THM2	Pin: AMUX_2	1/1	Open	0 to 1.875
F	15	AMUX_THM3	Pin: AMUX_3	1/1	Open	0 to 1.875
10	16	AMUX_THM4	Pin: AMUX_4	1/1	Open	0 to 1.875
11	17	AMUX_THM5	Pin: AMUX_5	1/1	Open	0 to 1.875
12	18	AMUX1_GPIO	Pin: GPIO_02	1/1	Open	0 to 1.875
13	19	AMUX2_GPIO	Pin: GPIO_03	1/1	Open	0 to 1.875
14	20	AMUX3_GPIO	Pin: GPIO_04	1/1	Open	0 to 1.875
15	21	AMUX4_GPIO	Pin: GPIO_05	1/1	Open	0 to 1.875
16	22	AMUX5_GPIO	Pin: GPIO_07	1/1	Open	0 to 1.875
17	23	AMUX6_GPIO	Pin: GPIO_09	1/1	Open	0 to 1.875
18	24	AMUX7_GPIO	Pin: GPIO_10	1/1	Open	0 to 1.875
19	25	AMUX8_GPIO	Pin: GPIO_12	1/1	Open	0 to 1.875
1D	29	ANA_IN	Pin: ANA_IN	1/1	Open	0 to 1.875
2C	44	XO_THERM	Pin: XO_THERM	1/1	30 k	0 to 1.875
2D	45	AMUX_THM1	Pin: AMUX_1	1/1	30 k	0 to 1.875

Table 3-27 Analog multiplexer and scaling functions (cont.)

Channel number (hexadecimal)	Channel number (dec.)	Description	Source	Scaling	Internal pull-up	Input range (V)
2E	46	AMUX_THM2	Pin: AMUX_2	1/1	30 k	0 to 1.875
2F	47	AMUX_THM3	Pin: AMUX_3	1/1	30 k	0 to 1.875
30	48	AMUX_THM4	Pin: AMUX_4	1/1	30 k	0 to 1.875
31	49	AMUX_THM5	Pin: AMUX_5	1/1	30 k	0 to 1.875
32	50	AMUX1_GPIO	Pin: GPIO_02	1/1	30 k	0 to 1.875
33	51	AMUX2_GPIO	Pin: GPIO_03	1/1	30 k	0 to 1.875
34	52	AMUX3_GPIO	Pin: GPIO_04	1/1	30 k	0 to 1.875
35	53	AMUX4_GPIO	Pin: GPIO_05	1/1	30 k	0 to 1.875
36	54	AMUX5_GPIO	Pin: GPIO_07	1/1	30 k	0 to 1.875
37	55	AMUX6_GPIO	Pin: GPIO_09	1/1	30 k	0 to 1.875
38	56	AMUX7_GPIO	Pin: GPIO_10	1/1	30 k	0 to 1.875
39	57	AMUX8_GPIO	Pin: GPIO_12	1/1	30 k	0 to 1.875
4C	76	XO_THERM	Pin: XO_THERM	1/1	100 k	0 to 1.875
4D	77	AMUX_THM1	Pin: AMUX_1	1/1	100 k	0 to 1.875
4E	78	AMUX_THM2	Pin: AMUX_2	1/1	100 k	0 to 1.875
4F	79	AMUX_THM3	Pin: AMUX_3	1/1	100 k	0 to 1.875
50	80	AMUX_THM4	Pin: AMUX_4	1/1	100 k	0 to 1.875
51	81	AMUX_THM5	Pin: AMUX_5	1/1	100 k	0 to 1.875
52	82	AMUX1_GPIO	Pin: GPIO_02	1/1	100 k	0 to 1.875
53	83	AMUX2_GPIO	Pin: GPIO_03	1/1	100 k	0 to 1.875
54	84	AMUX3_GPIO	Pin: GPIO_04	1/1	100 k	0 to 1.875
55	85	AMUX4_GPIO	Pin: GPIO_05	1/1	100 k	0 to 1.875
56	86	AMUX5_GPIO	Pin: GPIO_07	1/1	100 k	0 to 1.875
57	87	AMUX6_GPIO	Pin: GPIO_09	1/1	100 k	0 to 1.875
58	88	AMUX7_GPIO	Pin: GPIO_10	1/1	100 k	0 to 1.875
59	89	AMUX8_GPIO	Pin: GPIO_12	1/1	100 k	0 to 1.875
6C	108	XO_THERM	Pin: XO_THERM	1/1	400 k	0 to 1.875
6D	109	AMUX_THM1	Pin: AMUX_1	1/1	400 k	0 to 1.875
6E	110	AMUX_THM2	Pin: AMUX_2	1/1	400 k	0 to 1.875
6F	111	AMUX_THM3	Pin: AMUX_3	1/1	400 k	0 to 1.875
70	112	AMUX_THM4	Pin: AMUX_4	1/1	400 k	0 to 1.875
71	113	AMUX_THM5	Pin: AMUX_5	1/1	400 k	0 to 1.875
72	114	AMUX1_GPIO	Pin: GPIO_02	1/1	400 k	0 to 1.875
73	115	AMUX2_GPIO	Pin: GPIO_03	1/1	400 k	0 to 1.875

Table 3-27 Analog multiplexer and scaling functions (cont.)

Channel number (hexadecimal)	Channel number (dec.)	Description	Source	Scaling	Internal pull-up	Input range (V)
74	116	AMUX3_GPIO	Pin: GPIO_04	1/1	400 k	0 to 1.875
75	117	AMUX4_GPIO	Pin: GPIO_05	1/1	400 k	0 to 1.875
76	118	AMUX5_GPIO	Pin: GPIO_07	1/1	400 k	0 to 1.875
77	119	AMUX6_GPIO	Pin: GPIO_09	1/1	400 k	0 to 1.875
78	120	AMUX7_GPIO	Pin: GPIO_10	1/1	400 k	0 to 1.875
79	121	AMUX8_GPIO	Pin: GPIO_12	1/1	400 k	0 to 1.875
94	148	AMUX3_GPIO	Pin: GPIO_04	1/3	Open	0 to 4.75
97	151	AMUX6_GPIO	Pin: GPIO_09	1/3	Open	0 to 4.75
FF	255	All channels off	-	_	_	_
		2012.05	223206 PDT			

3.7.2 HK/XO ADC circuit

The analog-to-digital converter circuit is shared by the housekeeping (HK) and 38.4 MHz crystal oscillator (XO) functions.

HK/XO ADC performance specifications are listed in Table 3-28.

Table 3-28 VADC electrical specification

Specification	Test condition	Min	Тур	Max	Units
1/1 channel end-to-end accuracy	Calibrated data result	-11	6	11	mV
1/1 channel end-to-end accuracy with internal pull-up	Calibrated data result	-12.5	7	12.5	mV
1/3 channel end-to-end accuracy	Calibrated data result	-20	10	20	mV
ADC resolution (LSB)		-	114.441	_	μV
Analog bandwidth (anti-alias filter)		_	500	_	kHz
ADC LDO voltage		1.828	1.875	1.910	V
ADC sample clock		_	4.8	_	MHz
ADC conversion time	1 K decimation ratio, 4.8 MHz sample clock	_	515	550	μs
Current consumption	VADC active	_	450	500	μΑ
100 K pull-up	Trimmed value	99.5	100	100.5	kΩ
400 K pull-up	Trimmed value	398	400	402	kΩ
30 K pull-up	Trimmed value	29.7	30	30.3	kΩ
Pull-up temperature coefficient	O. S. Maria	-100	-	100	ppm/°C
1/1 channel AMUX input resistance	1	10	_	_	МΩ
1/3 channel AMUX input resistance		1	_	_	ΜΩ

3.7.3 System clocks

The PMIC includes several clock circuits whose outputs are used for general housekeeping functions and elsewhere within the handset system. These circuits include a 19.2 MHz XO with multiple controllers and buffers, an MP3 clock output, an RC oscillator, and sleep-clock outputs. Performance specifications for these functions are presented in the following subsections.

3.7.3.1 38.4 MHz XO circuits

An external crystal is supplemented by on-chip circuits to generate the intended 38.4 MHz reference signal. Using an external thermistor network, the on-chip ADC, and advanced temperature compensation software, the PMIC eliminates the large and expensive VCTCXO module required by previous-generation chipsets. The XO circuits initialize and maintain valid pulse waveforms and measure time intervals for higher-level handset functions.

Multiple controllers manage the XO and signal buffering and generate the intended clock outputs (all derived from one source):

- RF_CLKx and BB_CLKx low-noise outputs enabled internally, or can be enabled via properly configured GPIOs (RF_CLKx is 38.4 MHz while BB_CLKx is 19.2 MHz).
- BB_CLK1_EN low-noise output enabled by the dedicated control pin; this output is used as the modem IC's clock signal.

Since the different controllers and outputs are independent, circuits other than those needed for the WAN can operate even while the modem IC is asleep and its RF circuits are powered down.

The XTAL_IN and XTAL_OUT pins are incapable of driving a load—the oscillator will be significantly disrupted if either pin is externally loaded.

The 38.4 MHz XO circuit and related performance specifications are listed in the following tables.

Table 3-29 RF_CLKx specification

Parameter	Comments	Min	Тур	Max	Unit
Frequency	Set by external crystal	_	38.4	_	MHz
Duty cycle	201	48	50	52	%
Output voltage swing	6	1.164	1.2	1.236	V
Output buffer impedance	1x	_	45	_	Ω
	2x	-	35	-	Ω
()	3x	-	25	_	Ω
	4x	-	13	-	Ω
Phase noise	At 1 kHz	_	-130	_	dBc/Hz
i	At 10 kHz	_	-142	_	dBc/Hz
	At 100 kHz	_	-154	_	dBc/Hz
	At 1 MHz	_	-154	_	dBc/Hz
AM noise	At 1 kHz	_	-	-87	dBc/Hz
	At 10 kHz	-	-	-122	dBc/Hz
	At 100 kHz	_	_	-137	dBc/Hz
	At 1 MHz	_	_	-137	dBc/Hz

Table 3-30 BB_CLKx specification

Parameter	Comments	Min	Тур	Max	Unit
Frequency	Set by the external crystal	_	19.2	_	MHz
Duty cycle		48	50	52	%
Output voltage swing		1.746	1.8	1.854	V

Table 3-30 BB_CLKx specification (cont.)

Parameter	Comments	Min	Тур	Max	Unit
Output buffer impedance	1x	_	38	_	Ω
	2x	-	28	_	Ω
	3x	-	19	_	Ω
	4x	_	10	_	Ω
Phase noise	At 10 Hz	-	-86	_	dBc/Hz
	At 100 Hz	-	-110	_	dBc/Hz
	At 1 kHz	-	-136	_	dBc/Hz
	At 10 kHz	-	-144	_	dBc/Hz
	At 100 kHz	_	-144	_	dBc/Hz
	At 1 MHz	_	-144	_	dBc/Hz
Period jitter	RMS	-	3	_	ps
Period jitter (peak to peak)	500 kHz-2.2 MHz	_	50	_	ps
	2.2 MHz-9.6 MHz	_	100	_	ps

Table 3-31 Divided-down XO clock output specifications

Parameter	Min	Тур	Max	Units
Buffer output impedance				
at low GPIO drive strength at medium GPIO drive strength	-	42	_	Ω
at medium GPIO drive strength	_	30	_	Ω
at high GPIO drive strength	_	22	_	Ω
Phase noise				
at 100 Hz	-	-85	_	dBc/Hz
at 1 kHz	_	-95	_	dBc/Hz
at 10 kHz	_	-100	_	dBc/Hz
at 100 kHz	_	-105	_	dBc/Hz
at 250 kHz	-	-105	_	dBc/Hz
at 500 kHz	_	-105	_	dBc/Hz

3.7.3.2 38.4 MHz XO crystal requirements

Crystal performance is critical to a wireless product's overall performance. Guidance is available within the 38.4 MHz Modem Crystal Qualification Requirements and Approved Suppliers (80-NJ458-19) document. This document includes:

- Data needed from crystal suppliers to demonstrate compliance
- Approved suppliers for different crystal configurations
- Description of various schematic options

3.7.3.3 MP3 clock

GPIOs can be configured as a 2.4 MHz clock output to support MP3 in a low-power mode. This clock is a divided-down version of the 38.4 MHz XO signal, so its most critical performance features are defined within the XO table (Table 3-31). Output characteristics (voltage levels, drive strength, and so on) are defined in Section 3.4.

3.7.3.4 Sleep clock

The sleep clock is generated one of three ways:

- Using the 38.4 MHz XO circuit and dividing its output by 1172 to create a 32.768 kHz signal.
- Using an internal 100 KHz RC oscillator divide by 3 or Cal-RC

The PMIC sleep-clock output is routed to the modem IC via SLEEP_CLK. It is also available for other applications using properly configured GPIOs. Table 3-32 shows the sleep clock performance specifications.

Table 3-32 Sleep clock performance specifications

Parameter	Comments	Min	Тур	Max	Units
Period jitter (RMS)	XO/1172 source; as defined in JDSE6	_	10	_	ns
Duty cycle	XO/1172 source	_	50	_	%
Tolerance	XO/1172 source	-20	1	20	ppm

Related specifications presented elsewhere include:

- 38.4 MHz XO circuits (Section 3.7.5)
- Output characteristics (voltage levels, drive strength, and so on), as defined in Section 3.4

3.7.4 RTC

The RTC functions are implemented by a 32-bit real-time counter and one 32-bit alarm; both are configurable in one-second increments. The primary input to the RTC circuits is the selected sleep-clock source (calibrated low-frequency oscillator, or divided-down 38.4 MHz XO). Even when the phone is off, the selected oscillator and RTC continue to run off the main battery.

If only the main battery is present and an SMPL event occurs, then RTC contents are corrupted. The phone must re-acquire system time from the network to resume the usual RTC accuracy. Similarly, if the main battery is not present and the voltage at VCOIN drops too much, RTC contents are again corrupted. In either case, the RTC reset interrupt is generated. A different interrupt is generated if the oscillator stops, also causing RTC errors.

If RTC support is needed when the battery is removed, a qualified coin-cell or super capacitor is required on the VCOIN pin of the PMIC. If only SMPL support is needed when battery is removed, a 47 μ F capacitor with at least 10 μ F effective capacitance at 3 V is required on the VCOIN pin of the PMIC.

Pertinent RTC specifications are listed in Table 3-33.

Table 3-33 RTC performance specifications

Parameter	Comments	Min	Тур	Max	Units
Tuning resolution	With known calibrated source	-	3.05	_	ppm
Tuning range		-192	_	+192	ppm
Accuracy					
XO/1172 as RTC source	Phone on	_	_	24	ppm
CalRC as RTC source	Phone off, valid battery present	_	_	50	ppm
	Phone off, valid coin-cell present ¹	-	_	200	ppm

^{1.} Assumes a maximum ESR of coin cell/super capacitor is 1 k Ω . For a maximum ESR of 2 k Ω , the accuracy is 500 ppm.

3.7.5 Overtemperature protection (smart thermal control)

The PMIC includes Overtemperature protection in stages, depending on the level of urgency as the die temperature rises:

- Stage 0 normal operating conditions.
- Stage 1 90°C to 100°C (configurable threshold); an interrupt is sent to the MSM device without shutting down any PMIC circuits.
- Stage 2 100°C to 130°C (configurable threshold); an interrupt is sent to the modem IC and unnecessary high-current circuits are shut down. The charger reduces the charging current.
- Stage 3 greater than 150°C; an interrupt is sent to the modem IC, and the PMIC is completely shut down.

Temperature hysteresis is incorporated, such that the die temperature must cool significantly before the device can be powered on again. If any start signals are present while at Stage 3, they are ignored until Stage 0 is reached. When the device cools enough to reach Stage 0 and a start signal is present, the PMIC powers up immediately.

3.8 User interfaces

User interfaces performance specifications are split into six functional categories as defined within its block diagram (Figure 3-16).




Figure 3-16 User interfaces functional block diagram

3.8.1 Haptics

Haptics uses vibration to communicate an event or action through human touch. In a mobile phone, haptics is used to simulate the feeling of a real mechanical key by providing tactile feedback to the user as confirmation of touchscreen contact, or dynamic feedback to enhance the user's gaming experience. Pertinent performance specifications are listed in Table 3-34.

Table 3-34 Haptics performance specifications

Parameter	Comments ¹		Тур	Max	Units
Operational input voltage	Connected at VDD_HAP	2.50	3.6	4.75	V
Output voltage ²					
Peak, no load	At VSW_HAP_P and VSW_HAP_M	-	_	VH	V
Average (V_HA)	Differential, over one PWM cycle	0	_	3.6	V
Maximum drive ³	Differential, over one PWM cycle	1.2	_	3.6	V
Accuracy	Duty cycle ≤ 95%	_	50	_	mV
Output current limit	Cycle-to-cycle limit				
R_ERM or R_LOAD = 20Ω		300	400	500	mA
R_ERM or R_LOAD = 10 Ω		600	800	1000	mA
On resistance	66				
R_ON_P	High-side switch	0.25	0.5	1.25	Ω
R_ON_N	Low-side switch	0.25	0.5	1.25	Ω
Internal PWM frequency	3 10				
Programmable options	253 kHz, 505 kHz, 739 kHz, and 1076 kHz	253	503	1076	kHz
Accuracy	O. Canilles	_	-	±16	%
LRA resonance	0) 24°				
Programmable period	5 µs (±16% due to internal oscillator) steps	3.33	_	20	ms
Accuracy	Auto resonance detection	_	5	10	μs
LRA self-resonance capture		_	±20	_	Hz
HAP_PWM_IN voltage		0	_	1.8	V
Start-up time	Enable to full output drive voltage	-	_	100	μs
Ground current					
Active		_	3.0	_	mA
Shutdown		_		1.0	μA

^{1.} All specifications apply at VDD_HAP = 3.6 V, T = -30°C to +85°C, and F_pwm = 500 kHz unless noted otherwise.

^{2.} Output voltage is programmable in steps of 116 mV. "VH" = VDD HAP (3.6 V typical).

^{3.} $VDD_HAP > V_HA + I_out \times (R_ON_P + R_ON_N)$.

3.9 IC-level interfaces

3.9.1 Power-on circuits and power sequences

Dedicated circuits continuously monitor several events that might trigger a power-on sequence. If any of these events occur, the PMIC circuits are powered on, the handset's available power sources are determined, the correct source is enabled, and the modem IC is taken out of reset. The PM670A/PM670L device complements the PM670 device to meet the system's power management needs. Power sequencing details are shared between the two ICs, so this topic is addressed in the PM670 and PM670A/PM670L Power Management ICs Design Guidelines/Training Slides (80-PD119-5A), including:

- Power-on circuit block diagrams and descriptions
- Pin assignment descriptions and schematic details showing PMIC interconnections
- Types of triggers and turn on and off trigger events
- Power sequencing and detailed descriptions

The regulators that are included during the initial power-on sequence are determined by the hardware configuration control option pins, as defined in Section 3.9.4. The sequence of signals are detailed below.

Table 3-35 Power-on sequence: Dual phase APPS1 for PM670

Power-on sequence	Device location	Regulator name	Vout primary (V)	Notes
1	PM670A/PM670L	вов	3.3 V	LV battery support
2	PM3003A-4	DBU1	1.1125 V	External SMPS–LV subreg LDO
3	PM670	S4A	2.04 V	HV subreg LDO
4	PM670A	L3A	1 V	SDR 1.0 V digital
5	PM670A/PM670L	S1B	0.884 V	VDDMX
6	PM670A/PM670L	LDO10B	0.88 V	LPI_MX
7	PM670A/PM670L	S3B_S4B	0.828 V	VDDCX
8	PM670A/PM670L	LDO9B	0.824 V	LPI_CX
9	PM670	LDO5A	0.8 V	WCSS
10	PM670	LDO13A	1.8 V	P3, general IO (1.8 V)
11	PM670	VREF_MSM	1.25 V	HV PAD REF
12	PM670	S6A	1.352 V	MV subreg LDO
13	PM670	LDO9A	1.8 V	WCN XO
14	PM670	LDO6A	1.304 V	WCN 1P3
15	PM670	LDO19A	3.104 V	WCN CHAIN0
16	PM3003A-3	DBU2	1.1125 V	LPDDR4X VDD2
17	PM670	LDO8A	1.8 V	EMMC/UFS 1.8 V
18	PM670	LDO11A	1.8 V	Display touchscreen
19	PM670	LDO1A	1.2 V	PHY1.2 V UFS VCCQ

Table 3-35 Power-on sequence: Dual phase APPS1 for PM670

Power-on sequence	Device location	Regulator name	Vout primary (V)	Notes
20	PM670A/PM670L	S5B	0.6 V	LPDDR4X VDDQ + EBI VDDIO
21	PM670A/PM670L	LDO1B	0.88 V	PHY:USB, QLink, DSI, UFS
22	PM670	LDO10A	1.8 V	PHY - PLL - BB_CLK -USB
23	PM670A/PM670L	LDO7B	3.088 V	USB
24	PM670A/PM670L	LDO4B	2.96 V	EMMC
25	PM670A/PM670L	LDO2B	2.96 V	SD card IO
26	PM670A/PM670L	LDO5B	2.96 V	SD/MMC card
27	PM670	S5A	0.828 V	MODEM SS - Modem Q6 - Boot memory
28	PM670	S1A	0.828 V	Kryo silver APC

For single phase APPS1, the power-on sequence is similar to dual phase APPS1, except for the following differences:

Table 3-36 Power-on sequence: Single phase APPS1 for PM670

2019.05-23 Leth.

Power-on sequence	Device location	Regulator name	Vout primary (V)	Notes
16	PM670	S3A	1.128 V	LPDDR4X VDD2 alternate
		× 2.3 × 6		allemale

The I/Os to/from the power-on circuits are basic digital control signals that must meet the voltage-level requirements stated in Section 3.4. The KPD_PWR_N and CBL_PWR_N inputs are pulled up to an internal voltage (dVdd). More complete definitions for time intervals included in the table are provided in the *PM670 and PM670A/PM670L Power Management ICs Design Guidelines/Training Slides* (80-PD119-5A).

Table 3-37 PME605 power-on sequence

Device location	Regulator name	PON sequence	V _{out} primary (V)	Notes
PME605	S4A	1	2.04	HV SUB-REG LDO
PME605	S5A	2	1	LV SUB-REG LDO
PME605	S2A	3	0.8	VDDMX - LPI_MX
PME605	L7A	4	0.8	LPI_CX
PM8005	S1C_4C	5	0.752	VDDCX
PM8005	S1C_4C	5	0.752	VDDCX
PME605	L1A	6	0.8	On chip WLAN
PME605	L13A	7	1.8	General purpose 1.8 V IO and LPDDR4X VDD1
PM8005	S2C	8	1.128	LPDDR4X VDD2
PME605	VREF_MSM	9 .00	1.25	HV PAD REF
PME605	S6A	103	1.352	MV SUB-REG LDO
PME605	L8A	13	1.8	UFS_EMMC VDDQ
PME605	L2A	14	1.2	PHY 1.2 V UFS VCCQ
PME605	S3A	15	0.6	LPDDR4X VDDQ + EBI VDDIO
PME605	L6A	16	0.88	PHY 0.88 V
PME605	L10A	17	1.8	PLL - BBCLK - PHY_USB
PME605	L17A	18	3.088	USB
PME605	L19A	19	2.96	UFS_EMMC VCC
PME605	L18A	20	2.96	SDCard IO
PME605	S1A	22	0.752	Kryo Silver, Kryo Gold

3.9.2 Undervoltage lockout

The handset supply voltage (VDD) is monitored continuously by a circuit that automatically turns off the device at severely low VDD conditions.

To power on successfully, VPH must be between the UVLO rising threshold and the OVLO falling threshold. These thresholds are not used after P_{ON} . However, in order to stay on, VPH must remain between the UVLO falling threshold and the OVLO rising threshold. If these thresholds are exceeded, a fault occurs and the chip will immediately shut down.

Other than the programmable threshold, software is not involved in UVLO/OVLO detection. Hysteresis and time delays are not programmable, and UVLO/OVLO events do not generate interrupts. They are reported to the modem IC via the PON_RESET_N signal. UVLO/OVLO-related voltage and timing specifications are listed in Table 3-38.

Table 3-38 UVLO and OVLO thresholds

Parameter	Comments	Min	Тур	Max	Units
UVLO falling threshold voltage ¹		1.50	2.4 V ± 50 mV	3.05	V
UVLO rising threshold voltage ¹		1.95	2.85 V ± 50 mV	3.50	V
UVLO interval detection		- 1	3	-	μs
OVLO rising threshold voltage ²		4.20	5.9 V ± 100 mV	7.30	V
OVLO falling threshold voltage ²		3.70	5.4 V ± 100 mV	6.80	V
OVLO detection interval		<u> </u>	6	_	μs

UVLO falling threshold is programmable. The UVLO rising threshold = UVLO falling threshold +
hysteresis. In software, the falling threshold is set to 1.85 V ± 50 mV, with hysteresis (600 mV). The
UVLO falling threshold for PM670A/PM670L is configured well below the PM670 UVLO falling threshold.
This allows the PM670 to be the dominating factor for executing a UVLO.

3.9.3 SPMI and the interrupt managers

The SPMI is a bidirectional, two-line digital interface that meets the voltage and current level requirements stated in Section 3.4. PMIC interrupt managers support the chipset modem and its processors and communicate with the modem IC via SPMI. Since the interrupt managers are entirely embedded functions, additional performance specifications are not required.

OVLO rising threshold is programmable. The OVLO rising threshold = OVLO falling threshold + hysteresis.

3.9.4 OPT hardwired controls

Two pins must be hardwired to ground or VDD, or be left open (high-impedance state or Hi-Z).

Table 3-39 lists the parameters that option pins decide.

Table 3-39 Hardware configuration options for PM670

Option pin	Parameter	Configuration
PM670 GPIO_01	Chipset power-on/off sequence	
GND		Reserved
Hi-Z		Dual phase APPS1
VDD		Single phase APPS1
PM670 GPIO_09	Micro USB charger presence	
GND		Micro USB
Hi-Z		Type-C
VDD		NA

Each chipset that uses the PM670 and PM670A/L device must set the OPT pins correctly for their particular application.

However, stuffing options should be made available for all three options of VDD, Hi-Z, and GND to ensure flexibility in reconfiguring the option pins if needed.

Table 3-40 Hardware configuration options for PME605

Option pin	Parameter	Configuration
TBD	TBD	TBD

3.10 GPIO specifications

The 13 GPIO ports are digital I/Os that can be programmed for a variety of configurations (Table 3-41). General digital I/O performance specifications for the different configurations are included in Section 3.4.

NOTE: Unused GPIO pins should be configured as inputs with 10 μA pull-down (their default

state).

NOTE: GPIO 2 is configured as sleep clk out during PON

Table 3-41 Programmable GPIO configurations

Configuration type	Configuration description
Input	 No pull-up Pull-up (1.5 μA, 30 μA, or 31.5 μA) Pull-down (10 μA) Keeper
Output	Open-drain or CMOS Inverted or noninverted Programmable drive current

All GPIOs, except for GPIO_1, default to digital input with 10 µA pull-down at power-on. The GPIOs must be configured properly for their intended purposes after power-on.

GPIOs are designed to run at a 4 MHz rate to support high-speed applications. The supported rate depends on the load capacitance and IR drop requirements. If the application specifies load capacitance, then the maximum rate is determined by the IR drop. If the application does not require a specific IR drop, then the maximum rate can be increased by increasing the supply voltage and adjusting the drive strength according to the actual load capacitance.

4 Mechanical information

4.1 Device physical dimensions

The PM670 is available in the 219 WLPSP that includes ground pins for improved grounding, mechanical strength, and thermal continuity. The 219 WLPSP has a $5.05 \text{ mm} \times 5.64 \text{ mm}$ body with a maximum height of 0.53 mm. Pin 1 is located by an indicator mark on the top of the package and by the ball pattern when viewed from below. A simplified version of the 219 WLPSP outline drawing is shown in Figure 4-1.

NOTE: Click the following link to download Package Outline Drawing, 219 WLPSP,

5.05 x 5.64 x 0.53 mm, D280, B25 (NT90-P6338-1) from the Qualcomm® CreatePoint

website.

https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/NT90-P6338-1

After successfully logging on, the document is downloaded.

NOTE: Make this document a favorite to be notified of any changes.

For more details on using CreatePoint, refer to the *Qualcomm CreatePoint User Guide* (80-NC193-2).




Figure 4-1 219 WLPSP (5.05 x 5.64 x 0.53 mm) outline drawing

NOTE: This is a simplified outline drawing. Click the following link to download the complete, up-to-date package outline drawing:

https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/NT90-P6338-1

4.2 Part marking




Figure 4-2 PM670/PME605 device marking (top view, not to scale)

Table 4-1 PM670/PME605 device marking line definitions

Line	Marking	Description
P1	QUALCOMM	Qualcomm name or logo
P2	[Product]	Qualcomm Technologies, Inc. (QTI) product name □ PM670 □ PME605
P3	[Variant]	Device variant information
	PRR-BB	P = product configuration code
		■ See Table 4-2 for the assigned values.
		RR = product revision
		■ See Table 4-2 for the assigned values.
		BB = feature code
		See Table 4-2 for the assigned values.
T1	XXXXXXX	XXXXXXXX = traceability number
T2	FAYWW	F = supply source code ■ F = F for TSMC ■ F = H for GLOBALFOUNDRIES ■ F = E for MagnaChip A = assembly site code ■ A = U for Amkor, China ■ A = M for STATS ChipPAC, Singapore ■ A = E for ASE, Taiwan Y = single-digit year WW = work week (based on calendar year)

Table 4-1 PM670/PME605 device marking line definitions (cont.)

Line	Marking	Description
Т3	##	## = Two-digit wafer number
Е	Blank or variable	Additional content as necessary

4.3 Device ordering information

4.3.1 Specification-compliant devices for PM670

This device can be ordered using the identification code shown in Figure 4-3.

Device ID code	AAA-AAAA	— Р	_ ccc	DDDDD	— EE	— RR	_ s	— ВВ
Symbol definition	Product name	Config code	Number of pins	Package type	Shipping package	Product revision	Source code	Feature code
Example >	PM670	— 0	— 219	WLPSP	— МТ	— 01	— 1	— NA

Figure 4-3 Example: device identification code for PM670

Device identification details for all samples available to date are summarized in Table 4-2.

Table 4-2 Device identification details for PM670

Device	Sample type	Variant (PRR-BB) P = product configuration code RR = product revision code BB = feature code (if applicable) 1	Hardware revision number	S value ²	Comments
PM670	ES	000	1.1	0	_
PM670 ³	CS	001	2.0	1	_

^{1.} BB is the feature code that identifies an IC's specific feature set, which distinguishes it from other versions or variants. Feature sets are detailed in the Comments column.

Table 4-3 Source configuration code for PM670

S value	Die	F value = F	F value = H	F value = E	
0	Digital	TSMC	GLOBALFOUNDRIES	MagnaChip	
1	Digital	TSMC	GLOBALFOUNDRIES		
Other columns and rows will be added in future revisions of this document, if needed.					

^{2.} S is the source configuration code that identifies all of the qualified die fabrication-source combinations available when the particular sample type was shipped. S values are defined in Table 4-3.

^{3.} The PM670 2.0 samples are sourced from the TSMC and GLOBALFOUNDRIES fab sources.

4.3.2 Specification-compliant devices for PME605

This device can be ordered using the identification code shown in Figure 4-3.

Device ID code	AAA-AAAA	— Р	— ccc	DDDDD	— EE	— RR	_ s	— BВ
Symbol definition	Product name	Config code	Number of pins	Package type	Shipping package	Product revision	Source code	Feature code
Example >	PME-605	— 0	— 219	WLPSP	— МТ	— 01	— 1	— NA

Figure 4-4 Example: device identification code for PME605

Device identification details for all samples available to date are summarized in Table 4-2.

Table 4-4 Device identification details for PME605

Device	Sample type	Variant (PRR-BB) P = product configuration code RR = product revision code BB = feature code (if applicable) 1	Hardware revision number	S value ²	Comments
PME605	ES1	001	2.0	0	_
PME605	ES2	001-00	2.0	0	See the PME605 and PM8005 devices fail to power on occasionally issue details in the PM670/PME605 Device Revision Guide (80-PD119-4)

^{1.} BB is the feature code that identifies an IC's specific feature set, which distinguishes it from other versions or variants. Feature sets are detailed in the Comments column.

Table 4-5 Source configuration code for PME605

S value	Die	F value = F	F value = H				
1	Digital	TSMC	GLOBALFOUNDRIES				
Other columns and rows v	Other columns and rows will be added in future revisions of this document, if needed.						

4.3.3 Daisy chain devices

The PM670 daisy chain ordering part number is DS90-P6338-1.

The PME605 daisy chain ordering part number is TBD.

^{2.} S is the source configuration code that identifies all of the qualified die fabrication-source combinations available when the particular sample type was shipped. S values are defined in Table 4-3.

4.4 Device moisture-sensitivity level

Plastic-encapsulated surface mount packages are susceptible to damage induced by absorbed moisture and high temperature. A package's moisture-sensitivity level (MSL) indicates its ability to withstand exposure after it is removed from its shipment bag, while it is on the factory floor awaiting PCB installation. A low MSL rating is better than a high rating; a low MSL device can be exposed on the factory floor longer than a high MSL device. All pertinent MSL ratings are summarized in Table 4-6.

Table 4-6 MSL ratings summary

Out-of-bag floor life	Comments
Unlimited	≤ 30°C/85% RH; PM670A/PM670L rating
1 year	≤ 30°C/60% RH
4 weeks	≤ 30°C/60% RH
168 hrs	≤ 30°C/60% RH
72 hrs	≤ 30°C/60% RH
48 hrs	≤ 30°C/60% RH
24 hrs	≤ 30°C/60% RH
Mandatory bake before use. After bake, must be reflowed within the time limit specified on the label.	≤ 30°C/60% RH
	Unlimited 1 year 4 weeks 168 hrs 72 hrs 48 hrs 24 hrs Mandatory bake before use. After bake, must be

QTI follows the latest IPC/JEDEC J-STD-020 standard revision for moisture-sensitivity qualification. The PM670 devices are classified as MSL1; the qualification temperature was $260^{\circ}\text{C} + 0^{\circ}/-5^{\circ}\text{C}$. This qualification temperature (260°C +0°/-5°C) should not be confused with the peak temperature within the recommended solder reflow profile.

4.5 Thermal characteristics

Rather than provide thermal resistance values θ_{JC} and θ_{JA} , validated thermal package models are provided through the CreatePoint website. Designers can extract thermal resistance values by conducting their own thermal simulations.

NOTE: Click the following link below to download the *PM670 219 WLPSP Package Thermal Model Icepak* (HS11-P7905-5AHW) from the CreatePoint website.

https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/HS11-P7905-5AHW

Click the following link to download the *PM670 219 WLPSP Package Thermal Model Flotherm* (HS11-P7905-6AHW) from the CreatePoint website.

https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/HS11-P7905-6AHW

After successfully logging in, the document is downloaded.

NOTE: Make this document a favorite to be notified of any changes.

For more details on using CreatePoint, refer to the *Qualcomm CreatePoint User Guide* (80-NC193-2).

5 Carrier, storage, and handling information

5.1 Carrier

5.1.1 Tape and reel information

All QTI carrier tape systems conform to EIA-481 standards.

A simplified sketch of the PM670 tape carrier is shown in Figure 5-1, including the proper part orientation, maximum number of devices per reel, and key dimensions.




Figure 5-1 Carrier tape drawing with part orientation

Tape-handling recommendations are shown in Figure 5-2.




Figure 5-2 Tape handling

5.2 Storage

5.2.1 Bagged storage conditions

PM670 devices delivered in tape and reel carriers must be stored in sealed, moisture barrier, antistatic bags. Refer to the *IC Products Packing Method* (80-VK055-1) for the expected shelf life.

5.2.2 Out-of-bag duration

The out-of-bag duration is the time a device can be on the factory floor before being installed onto a PCB. It is defined by the device MSL rating, as described in Section 4.4.

5.3 Handling

Tape handling was described in Section 5.1.1. Other (IC-specific) handling guidelines are presented below.

5.3.1 Baking

Wafer-level packages such as the 219 WLPSP should not be baked.

5.3.2 Electrostatic discharge

Electrostatic discharge (ESD) occurs naturally in laboratory and factory environments. An established high-voltage potential is always at risk of discharging to a lower potential. If this discharge path is through a semiconductor device, destructive damage may result.

ESD countermeasures and handling methods must be developed and used to control the factory environment at each manufacturing site.

QTI products must be handled according to the ESD Association standard: ANSI/ESD S20.20-1999, *Protection of Electrical and Electronic Parts, Assemblies, and Equipment.*

5.4 Bar code label and packing for shipment

See the *IC Products Packing Method* (80-VK055-1) for all packing-related information, including bar code label details.



6 PCB mounting guidelines

6.1 RoHS compliance

The device complies with the requirements of the EU RoHS directive. Its SnAgCu solder balls use SAC405 composition. A product material declaration (PMD) that provides RoHS and other product environmental governance information is published when the data is available.

6.2 SMT assembly guidelines

For recommendations on SMT process development, refer to the SMT Assembly Guidelines (SM80-P0982-1).

NOTE: Click the following link to download the SMT Assembly Guidelines (SM80-P0982-1)

from the CreatePoint website.

https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/SM80-P0982-1

After successfully logging in, the document is downloaded.

NOTE: Make this document a favorite to be notified of any changes.

For more details on using CreatePoint, refer to the *Qualcomm CreatePoint User Guide* (80-NC193-2).

6.3 Daisy chain components

Daisy chain packages use the same processes and materials as actual products; they are recommended for SMT characterization and board-level reliability testing. The SMT process recommendations described in Section 6.2 can be performed using daisy chain components.

Ordering information is given in Section 4.3.3.

Daisy chain PCB routing recommendations are available for download.

NOTE: Click the following link to download the *Daisy Chain Interconnect*, 219 WLPSP, $5.05 \times 5.64 \times 0.53$ mm (DS90-P6338-1) from the CreatePoint website.

https://createpoint.qti.qualcomm.com/search/contentdocument/stream/dcn/DS90-P6338-1

After successfully logging in, the document is downloaded.

NOTE: Make this document a favorite to be notified of any changes.

For more details on using CreatePoint, refer to the Qualcomm CreatePoint User Guide (80-NC193-2).

7 Part reliability

7.1 Reliability qualifications summary: GLOBALFOUNDRIES

Table 7-1 Silicon reliability results: GLOBALFOUNDRIES

Tests, standards, and conditions	Sample size	Result
ELFR in DPPM	240	Pass
HTOL: JESD22-A108-A		DPPM < 1000 ¹
Total samples from three different wafer lots	"	
HTOL in FIT (λ) failure in billion device hours	240	Pass
HTOL: JESD22-A108-A	<u> </u>	FIT < 50 ¹
Total samples from three different wafer lots	60	
Mean time to failure (MTTF) t = $1/\lambda$ in million hours	240	Pass
Total samples from three different wafer lots		MTTF > 20 ¹
ESD – HBM rating JESD22-A114-F Target: 1500 V Total samples from one wafer lot	3	Pass
JESD22-A114-F		1500 V
Target: 1500 V		
Total samples from one wafer lot		
ESD – CDM rating	3	Pass
JESD22-C101-D		500 V
Target: 500 V		
Total samples from one wafer lot		
Latch-up (I-test): EIA/JESD78A	6	Pass
Trigger current: ±100 mA		
Temperature: 85°C		
Total samples from one wafer lot		
Latch-up (V supply overvoltage): EIA/JESD78A	6	Pass
Trigger voltage: each VDD pin, stress at 1.5 × V _{DD} maximum		
per the device specification		
Temperature: 85°C		
Total samples from one wafer lot		

^{1.} The cumulative DPPM, FIT, and MTTF is based on multiple products under the GF 180 nm process.

Table 7-2 Package reliability results for GLOBALFOUNDRIES 1

Tests, standards, and conditions	ASE-KH assembly source sample size	ATC assembly source sample size	SCS assembly source sample size	Result
Moisture resistance test (MRT): J-STD-020C	693	693	693	Pass
Reflow at 260°C +0/-5°C				
Total samples from three different assembly lots				
Temperature cycle: JESD22-A104-D	231	231	231	Pass
Temperature: -55°C to 125°C; number of cycles: 1000				
Soak time at minimum/maximum temperature: 8 to 10 minutes	1			
Cycle rate: 2 cycles per hour (CPH)				
Preconditioning: JESD22-A113-F				
MSL 1, reflow temperature: 260°C +0/-5°C				
Total samples from three different assembly lots				
Unbiased highly accelerated stress test: JESD22-A118 130°C/85% RH and 96 hour duration or 110°C/85% RH and 264 hour duration Preconditioning: JESD22-A113-F MSL 1, reflow temperature: 260°C +0/-5°C	231	231	231	Pass
Total samples from three different assembly lots	SCI.			
Biased highly accelerated stress test: JESD22-A110 130°C/85% RH and 96 hour duration or 110°C/85% RH and 264 hour duration Preconditioning: JESD22-A113-F MSL 1, reflow temperature: 260°C+0/-5°C Total samples from three different assembly lots	96	96	96	Pass
High-temperature storage life: JESD22-A103-C	231	231	231	Pass
Temperature 150°C, 500, 1000 hours Total samples from three different assembly lots				
Flammability Note: flammability test – not required UL-STD-94 QTI ICs are exempt from the flammability requirements due to their sizes per UL/EN 60950-1, as long as they are mounted on materials rated V-1 or better. Most PWBs onto which QTI ICs are mounted are rated V-0 (better than V-1).	_	_	_	N/A
Physical dimensions: JESD22-B100-A Case outline drawing: QTI internal document Total samples from three different assembly lots at each SAT	30	30	30	Pass

Table 7-2 Package reliability results for GLOBALFOUNDRIES 1 (cont.)

Tests, standards, and conditions	ASE-KH assembly source sample size	ATC assembly source sample size	SCS assembly source sample size	Result
Die Shear	15	15	15	Pass
MIL-STD-883E, Method 2019				
(Total samples from three different assembly lots at each SAT)				
Solder ball shear: JESD22-B117	30	30	30	Pass
Total samples from three different assembly lots at each SAT		2		
Internal/external visual	75	75	75	Pass
Total samples from three different assembly lots at each SAT				

^{1.} Package qualification results are leveraged from other previously qualified WLP packages, including QBT1000, PM8026, and PM8941, that are similar to this configuration.

7.2 Reliability qualifications summary: TSMC

Table 7-3 Silicon reliability results: TSMC

Tests, standards, and conditions	Sample size	Result	
ELFR in DPPM	240	Pass	
HTOL: JESD22-A108-A		DPPM < 1000 ¹	
Total samples from three different wafer lots			
HTOL in FIT (λ) failure in billion device hours	240	Pass	
HTOL: JESD22-A108-A		FIT < 50 ¹	
Total samples from three different wafer lots			
Mean time to failure (MTTF) t = $1/\lambda$ in million hours	240	Pass	
Total samples from three different wafer lots		MTTF > 20 ¹	
ESD – HBM rating	3	Pass	
JESD22-A114-F		1500 V	
Target: 1500 V			
Total samples from one wafer lot			
ESD – CDM rating	3	Pass	
JESD22-C101-D		500 V	
Target: 500 V			
Total samples from one wafer lot			

Table 7-3 Silicon reliability results: TSMC

Tests, standards, and conditions	Sample size	Result
Latch-up (I-test): EIA/JESD78A	6	Pass
Trigger current: ±100 mA		
Temperature: 85°C		
Total samples from one wafer lot		
Latch-up (V supply overvoltage): EIA/JESD78A	6	Pass
Trigger voltage: each VDD pin, stress at 1.5 \times V _{DD} maximum per the device specification		
Temperature: 85°C		
Total samples from one wafer lot		

^{1.} The cumulative DPPM, FIT, and MTTF is based on multiple products under the GF 180 nm process.

Table 7-4 Package reliability results for TSMC ¹

Tests, standards, and conditions	ASE-KH assembly source sample size	ATC assembly source sample size	SCS assembly source sample size	Result
Moisture resistance test (MRT): J-STD-020C	693	693	693	Pass
Reflow at 260°C +0/-5°C	2			
Total samples from three different assembly lots	770,50			
Temperature cycle: JESD22-A104-D	231	231	231	Pass
Temperature: -55°C to 125°C; number of cycles: 1000				
Soak time at minimum/maximum temperature: 8 to 10 minutes				
Cycle rate: 2 cycles per hour (CPH)				
Preconditioning: JESD22-A113-F				
MSL 1, reflow temperature: 260°C +0/-5°C				
Total samples from three different assembly lots				
Unbiased highly accelerated stress test: JESD22-A118	231	231	231	Pass
130°C/85% RH and 96 hour duration or				
110°C/85% RH and 264 hour duration				
Preconditioning: JESD22-A113-F				
MSL 1, reflow temperature: 260°C +0/-5°C				
Total samples from three different assembly lots				
Biased highly accelerated stress test: JESD22-A110	96	96	96	Pass
130°C/85% RH and 96 hour duration or				
110°C/85% RH and 264 hour duration				
Preconditioning: JESD22-A113-F				
MSL 1, reflow temperature: 260°C+0/-5°C				
Total samples from three different assembly lots				
High-temperature storage life: JESD22-A103-C	231	231	231	Pass
Temperature 150°C, 500, 1000 hours				
Total samples from three different assembly lots				

Table 7-4 Package reliability results for TSMC ¹ (cont.)

Tests, standards, and conditions	ASE-KH assembly source sample size	ATC assembly source sample size	SCS assembly source sample size	Result
Flammability	_	_	_	N/A
Note: flammability test – not required				
UL-STD-94				
QTI ICs are exempt from the flammability requirements due to their sizes per UL/EN 60950-1, as long as they are mounted on materials rated V-1 or better. Most PWBs onto which QTI ICs are mounted are rated V-0 (better than V-1).		2		
Physical dimensions: JESD22-B100-A	30	30	30	Pass
Case outline drawing: QTI internal document				
Total samples from three different assembly lots at each SAT	0			
Die Shear	15	15	15	Pass
MIL-STD-883E, Method 2019				
(Total samples from three different assembly lots at each SAT)	0660,			
Solder ball shear: JESD22-B117	30	30	30	Pass
Total samples from three different assembly lots at each SAT	5. COL.			
Internal/external visual Total samples from three different assembly lots at each SAT	75	75	75	Pass

^{1.} Package qualification results are leveraged from other previously qualified WLP packages, including PM8998, PM8994, and PM8026, that are similar to this configuration.

7.3 Reliability qualifications summary: MagnaChip

Table 7-5 Silicon reliability results: MagnaChip

Tests, standards, and conditions	Sample size	Result
ELFR in DPPM	240	Pass
HTOL: JESD22-A108-A		DPPM < 1000 ¹
Total samples from three different wafer lots		
HTOL in FIT (λ) failure in billion device hours	240	Pass
HTOL: JESD22-A108-A		FIT < 50 ¹
Total samples from three different wafer lots		
Mean time to failure (MTTF) t = $1/\lambda$ in million hours	240	Pass
Total samples from three different wafer lots		MTTF > 20 ¹

Table 7-5 Silicon reliability results: MagnaChip

Tests, standards, and conditions	Sample size	Result
ESD – HBM rating	3	Pass
JESD22-A114-F		1500 V
Target: 1500 V		
Total samples from one wafer lot		
ESD – CDM rating	3	Pass
JESD22-C101-D		500 V
Target: 500 V		
Total samples from one wafer lot		
Latch-up (I-test): EIA/JESD78A	6	Pass
Trigger current: ±100 mA		
Temperature: 85°C		
Total samples from one wafer lot		
Latch-up (V supply overvoltage): EIA/JESD78A	6	Pass
Trigger voltage: each VDD pin, stress at 1.5 × V _{DD} maximum		
per the device specification		
Temperature: 85°C	~O^	
Total samples from one wafer lot	0	

^{1.} The cumulative DPPM, FIT, and MTTF is based on multiple products under the GF 180 nm process.

Table 7-6 Package reliability results for MagnaChip ¹

Tests, standards, and conditions	ATC assembly source sample size	SCS assembly source sample size	Result
Moisture resistance test (MRT): J-STD-020C	693	693	Pass
Reflow at 260°C +0/-5°C			
Total samples from three different assembly lots			
Temperature cycle: JESD22-A104-D	231	231	Pass
Temperature: -55°C to 125°C; number of cycles: 1000			
Soak time at minimum/maximum temperature: 8 to 10 minutes			
Cycle rate: 2 cycles per hour (CPH)			
Preconditioning: JESD22-A113-F			
MSL 1, reflow temperature: 260°C +0/-5°C			
Total samples from three different assembly lots			
Unbiased highly accelerated stress test: JESD22-A118	231	231	Pass
130°C/85% RH and 96 hour duration or			
110°C/85% RH and 264 hour duration			
Preconditioning: JESD22-A113-F			
MSL 1, reflow temperature: 260°C +0/-5°C			
Total samples from three different assembly lots			

Table 7-6 Package reliability results for MagnaChip 1 (cont.)

Tests, standards, and conditions	ATC assembly source sample size	SCS assembly source sample size	Result
Biased highly accelerated stress test: JESD22-A110	96	96	Pass
130°C/85% RH and 96 hour duration or			
110°C/85% RH and 264 hour duration			
Preconditioning: JESD22-A113-F			
MSL 1, reflow temperature: 260°C+0/-5°C			
Total samples from three different assembly lots			
High-temperature storage life: JESD22-A103-C	231	231	Pass
Temperature 150°C, 500, 1000 hours			
Total samples from three different assembly lots			
Flammability		_	N/A
Note: flammability test – not required			
UL-STD-94			
QTI ICs are exempt from the flammability requirements due to their sizes per UL/EN 60950-1, as long as they are mounted on materials rated V-1 or better. Most PWBs onto which QTI ICs are mounted are rated V-0 (better than V-1).	1.06 805		
Physical dimensions: JESD22-B100-A	30	30	Pass
Case outline drawing: QTI internal document			
Total samples from three different assembly lots at each SAT			
Die Shear	15	15	Pass
MIL-STD-883E, Method 2019			
(Total samples from three different assembly lots at each SAT)			
Solder ball shear: JESD22-B117	30	30	Pass
Total samples from three different assembly lots at each SAT			
Internal/external visual	75	75	Pass
Total samples from three different assembly lots at each SAT			

^{1.} Package qualification results are leveraged from other previously qualified WLP packages, including PM8953, that are similar to this configuration.

7.4 Qualification sample description

Table 7-7 Device characteristics

Category	Definition	
Device name	PM670	
Package type	219 WLPSP	
Package body size	5.05 mm × 5.64 mm × 0.53 mm	
Ball composition	SAC405	
Fab process	0.18 μm CMOS	
Fab sites	■ TSMC ■ GLOBALFOUNDRIES ■ MagnaChip	
Assembly sites	 Amkor, China STATS ChipPAC, Singapore ASE, Taiwan 	
Solder ball pitch	0.35 mm	
O.33 IIIIII		

8 Revision history

Bars appearing in the margin (as shown here) indicate where technical changes have occurred for this revision. The following table lists the technical content changes for all revisions.

Revision	Date	Description
Α	July 2017	Initial release
В	February 2018	 ■ Global: Updated TBD values Removed references to Qnovo ■ Table 2-2 Pin descriptions – input power management functions: Updated the functional description for pad numbers 122, 133, 165, 177, 194, 204, and 214 Updated the configurable function for GPIO_11 and GPIO_13 ■ Added Section 3 Electrical specifications ■ Added the following sections to Chapter 4 Mechanical information: Section 4.2 Part marking Section 4.3 Device ordering information Section 4.4 Device moisture-sensitivity level Section 4.5 Thermal characteristics ■ Added the following chapters: Chapter 5 Carrier, storage, and handling information Chapter 6 PCB mounting guidelines Chapter 7 Part reliability
С	May 2018	■ Global: Updated the document for PM670/PME605 support

Revision	Date	Description
D	June 2018	 Section 1.3 Comparison between PM670 and PME605: Added this section
		■ Section 3.6 Output power management: Updated the details for PME605.
		■ Table 2-2 Pin descriptions – input power management functions: Updated the functional description for pin 122 and 133.
		■ Table 2-3 Pin descriptions – output power management functions: Updated the functional description for LDO inputs
		■ Figure 3-1 PM670 input power management functional block diagram: Updated the block diagram
		■ Figure 3-2 PME605 input power management functional block diagram: Added the block diagram
		■ Table 3-10 SMPS regulator summary for PM670: Added the SMPS regulator summary values
		■ Table 3-11 Linear/low-voltage regulator summary for PM670: Added the linear/low-voltage regulator summary values
		■ Table 3-37 PME605 power-on sequence: Added the power-on sequence for PME605
		■ Figure 4-2 PM670/PME605 device marking (top view, not to scale): Updated the device marking diagram
E	September 2018	 Global: Updated the entire document to align with changes as per the plan of record. Read document in its entirety
		■ Table 4-4 Device identification details for PME605: Updated the device identification details for ES1 and ES2 samples
F	January 2019	■ Global:
		 Deleted WiPower information and updated the wireless charging support
		 Deleted P50SP parameter throughout the document
		■ Table 2-7 <i>Pin descriptions</i> – <i>general-purpose input/output functions</i> : Added the fixed supply GPIO options
		■ Table 3-7 Battery charger specifications:
		 Updated the specification for CC voltages and parameters when PMIC is source and sink
		 Updated the fast-charge current accuracy conditions
		 Deleted the charge-termination current accuracy parameter and conditions
		□ Updated the low battery voltage detector parameter and conditions
		 Added a footnote for fast-charge current range conditions

For additional information or to submit technical questions, go to https://createpoint.qti.qualcomm.com

Document release date: January 3, 2019



MSM, Qualcomm, and Snapdragon are trademarks of Qualcomm Incorporated, registered in the United States and other countries. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.