

Specification of

YACJ3B0C9SHC

[Rev. 0.6]

1/3" 13M Pixel

CMOS Image Sensor

[Hi-1332]



Revision History

Version	Date	Comments
0.0	2015/11/03	YACJ3B0C9SHC Datasheet is released (Preliminary)
0.1	2015/11/5	Errata is modified
0.2	2016/01/14	Reference Module Schematic is modified
0.3	2016/03/15	h mirror is newly defined
0.4	2016/06/29	Min Mclk & Schematic are modified.
0.5	2016/06/30	Notification of register description change
0.6	2016/08/02	orientation register and standby figure are modified

Disclaimer

This document is subjected to change without notice to customers. Check for lateset version of this document, contact to SK hynix FAE(cis_ae@skhynix.com).

General Precautions

Do not disclose the document to third parties without prior permission from SK Hynix Inc.



Contents

CONTENTSCONTENTS	
FIGURE CONTENTS	
TABLE CONTENTS	
1. OVERVIEW	
1.1. Description	
1.2. Applications	
1.3. Key Features	
2. ELECTRICAL CHARACTERISTICS	
2.1. Key Features	
2.1.1 Master Clock Waveform Specification	10
2.2. MIPI Features	11
3. TWO-WIRE SERIAL BUS INTERFACE	12
3.1. Timing Specifications	12
3.2. Bus Operation	13
3.2.1. Write Operation (2 bytes address – 2byte data format)	14
3.2.2. Write Operation (2 bytes address – 1byte data format)	14
3.2.3. Write Operation (Burst Write)	15
3.2.4. Read Operation (2 bytes address – 2bytes data format)	16
3.2.5. Read Operation (2 bytes address – 1byte data format)	17
3.2.6. Read Operation (Burst Read)	18
4. FUNCTION DESCRIPTION	19
4.1. Operation Mode	19
4.2. Power Timing	20
4.3. Black Level Calibration(BLC)	24
4.4. Analog Gain Control	24
4.5. Integration Time	25
4.6. Lens Shading Correction(LSC)	26
4.7. Digital Gain Control	27
4.8. Subsampling & Binning	27
4.9. Horizontal Scaling	28
4.10. Test Pattern Generator	29
4.11. Windowing	30
4.12. PLL	32





4	4.13. MIPI	33
2	1.14. Frame structure	35
4	1.15. Line-interlaced long-short output for HDR	36
4	1.16. Fixed Frame Rate Timing	37
4	1.17. OTP Memory Map	38
5. RE	EGISTER DESCRIPTION	39
1	Notification	39
5	5.1. TG Control Registers	43
5	5.2. OTP	45
5	5.3. TPG	46
5	5.4. Digital Gain	47
	5.5. FORMATTER	
5	5.6. MIPI	48
5	5.7. ISP Common	49
5	5.8. Window	50
5	5.9. Horizontal SCALER	50
5	5.10. BLC	50
5	5.11. PAD CTRL	50
5	5.12. SMU	51
	5.13. PLL	
6. RE	EFERENCE MODULE SCHEMATIC	53
7. SF	PECTRAL RESPONSE	54



Figure Contents

<figure 1.="" block="" diagram=""></figure>	7
<figure 2.="" ac="" bus="" of="" serial="" timing="" two="" wire=""></figure>	12
<figure -="" 2bytes="" 3.="" address="" data="" format="" operation="" write=""></figure>	14
<figure -="" 1byte="" 2byte="" 4.="" address="" data="" format="" operation="" write=""></figure>	14
<figure 5.="" burst="" operation="" write="" –=""></figure>	15
<figure -="" 2bytes="" 6.="" address="" data="" format="" operation="" read=""></figure>	16
<figure -="" 1byte="" 2bytes="" 7.="" address="" data="" format="" operation="" read=""></figure>	17
<figure -="" .="" 8="" bust="" operation="" read=""></figure>	18
<figure 9.="" diagram="" state="" system=""></figure>	19
<figure 10.="" of="" on="" power="" sequence="" timing=""></figure>	20
<figure 11.="" of="" off="" power="" sequence="" timing=""></figure>	21
<figure 12.="" normal="" of="" stand-by="" timing="" to=""></figure>	23
<figure 13.="" normal="" of="" stand-by="" timing="" to=""></figure>	23
<figure 14.="" 2d="" interpolation="" lsc="" x-y=""></figure>	26
<figure 15.="" image="" lsc="" result=""></figure>	26
<figure 1="" 16.="" 2="" mode="" sampling="" sub=""></figure>	27
<figure 17.="" 2x2="" binning="" mode=""></figure>	28
<figure 18.="" patterns="" test=""></figure>	29
<figure 19.="" image="" output="" windowing=""></figure>	30
<figure 20.="" block="" diagram="" of="" pll=""></figure>	32
<figure 21.="" frame="" structure=""></figure>	35
<figure 22.="" hdr="" pixel="" sequence=""></figure>	36
<figure 23.="" hdr="" output="" timming=""></figure>	36
<figure 24.="" map="" memory="" otp=""></figure>	38
Figure 25 Module Schematics	F2



Table Contents

[Table 1. DC Characteristics]	9
[Table 2. Temperature Characteristics]	9
[Table 3. Power Consumption]	9
[Table 4. HS Transmitter DC Specifications]	11
[Table 5. HS Transmitter AC Specifications]	11
[Table 6. LP Transmitter DC Specifications]	11
[Table 7. LP Transmitter AC Specifications]	11
[Table 8. AC Characteristics of Two Wire Serial Bus]	12
[Table 9. Slave address setting]	13
[Table 10. Operation Mode Summary]	19
[Table 11. Timing of Power Sequence]	22
[Table 12. Analog Gain Register]	24
[Table 13. Subsampling and 2x2 Binning Register]	27
[Table 14. Horizontal Scaling Register]	28
[Table 15. Test Patterns register]	30
[Table 16. Image Windowing Register]	31
[Table 17. Register map of PLL]	32
[Table 18. CSI lane mode register]	33
[Table 19. MIPI serial interface]	33
[Table 20. Timing Configuration register]	33
[Table 21. HDR control registers]	36
[Table 22. Frame Time Calculation]	37
[Table 23 Register Description]	30




1. OVERVIEW

1.1. Description

YACJ3B0C9SHC is a high quality 13mega-pixel single chip CMOS image sensor for mobile phone camera applications and digital still camera products.

YACJ3B0C9SHC incorporates a 4208x3120 pixel array, on-chip 10-bit ADC and an image signal processor. Unique sensor technology enhances image quality by reducing FPN (Fixed Pattern Noise), horizontal/vertical line noise and random noise.



<Figure 1. Block Diagram>

1.2. Applications

- Mobile Phone Camera / Digital Still Camera
- PC Camera / Video Conference



1.3. Key Features

Pixel Size : 1.12um X 1.12um, BSI

Effective Image Size: 4730.88um (H) X 3512.32um(V) (4224 X 3136)

Resolution : 4208 X 3120
 Color Filter : RGB Bayer
 Optical Format : 1/3 inch

• Option Format : 170 mon

Frame Rate : 30fps@ 4208x3120,

60fps@ Full HD 1080P,

60fps@ HD 720P

Power Supply : Analog : 2.8V,

IO : 1.8V / 2.8V

Core(Digital): 1.2V

Power Consumption :

227mW @ 30fps, 4208x3120 201mW @ 60fps, FHD 1080P 185mW @ 60fps, HD 720P

ADC : 10bit
 PLL : On Chip
 Operation Temperature: -20 ~ 60°C
 Master Clock : 10 ~ 27MHz

Output Format : RGB Bayer 10bitWindowing : Programmable

Host Interface : two-wire serial bus interface

Analog Binning

Sub-Sample : 1/2, 1/3,1/4,1/6Image Flip : X/Y Flip

Black Level Calibration

Digital gain control : x1 ~ x16, (1/512 step)

Built-in test pattern generation

Internal PLL for high speed clock generation

MIPI 1/2/4-Lane (Max 1.2Gbps)

Standby mode for power saving

8KB OTP Memory

Lens Shading Correction

Strobe Control : Support Xenon / LED Type
 On-chip Defect correction for couplets & Clusters

Line-interlaced long-short output for iHDR (inter-line HDR)

Support for PDAF(Optional)



2. Electrical characteristics

2.1. Key Features

[Table 1. DC Characteristics]

Item	Symbol	Min	Тур	Max	Unit	Note
Digital Core Circuit Power Supply Voltage	$V_{\text{DD:D}}$	1.15	1.2	1.3	V	
Analog Circuit Power Supply Voltage	$V_{\text{DD:A}}$	2.7	2.8	3.0	V	
Analog Pixel Circuit Power Supply Voltage	V _{DD:P}	2.7	2.8	3.0	V	
Digital I/O Circuit Power Supply Voltage	$V_{\text{DD:I}}$	1.7/2.7	1.8/2.8	2.0/3.0	V	1
H level Input Voltage	ViH	0.7 * V _{DD:I}			V	
L level Input Voltage	VIL			0.3 * V _{DD:I}	V	

Note1) VDD:I Typical voltage 1.8V (min 1.7V, max 2.0V)
VDD:I Typical voltage 2.8V (min 2.7V, max 3.0V)

[Table 2. Temperature Characteristics]

Item	Symbol	Rating	Unit	Note
Storage Temperature	T _{STR}	-40 ~ 80	°C	
Functional Operating Temperature	T _{FUN}	-20 ~ 60	°C	Camera fully functional

[Table 3. Power Consumption]

Item	Con	Condition		Тур	Max	Unit	Note
	V _{DD:A} &V	V _{DD:A} &V _{DD:P} =2.8V		46	58	mA	1
F. II @ 20f	V _{DD:D}	V _{DD:D} =1.2V		81	108	mA	
Full@30fps		1.8V		0.5	1	mA	_
	$V_{DD:I}$	2.8V		1	2	mA	2
	V _{DD:A} &V	V _{DD:A} &V _{DD:P} =2.8V		46	58	mA	1
EUD 4000D 0 001	V _{DD:D} =1.2V			59	78	mA	
FHD 1080P@60fps	$V_{DD:I}$	1.8V		0.5	1	mA	0
		2.8V		1	2	mA	2
	V _{DD:A} &V	_{DD:P} =2.8V		46	58	mA	1
LID 700D @ 001	V _{DD:D}	V _{DD:D} =1.2V		46	60	mA	
HD 720P@60fps		1.8V		0.5	1	mA	_
	V _{DD:I}	2.8V		1	2	mA	2
Stand by Current					200	uA	3

Note1) Because current of analog circuit depends on the registers' values, it is measured at specific register's value .

Note2) Because power consumption of VDD:I depends on the output load and system environment, users should supply enough current to sensor for stable operation. It is measured when output load is floated.


Note3) Standby current is measured at XSHUTDOWN = LO and MCLK = LO.

We recommend that power should be turned off, when low standby power consumption is required



2.1.1 Master Clock Waveform Specification

< Figure 1.1 Master Clock Waveform Diagram >



[Table 4.1 Master Clock(MCLK) AC Characteristics >

Parameter	Symbol	Min	Тур	Max	Unit
MCLK Frequency	MCLK	10	24	27	MHz
MCLK Amplitude	Vclk	1.7/2.7	1.8/2.8	2.0/3.0	V
MCLK Duty Cycle	twh/twl	0.45tp		0.55tp	ns
MCLK Clock Period	tp	37.0		100	ns
MCLK Rise/Fall Time	tr/tf			10	ns
MCLK Jitter(Peak-to-Peak)	Tjitter			600	ps



2.2. MIPI Features

[Table 4. HS Transmitter DC Specifications]

Parameter	Description	Min	Тур	Max	Unit
VCMTX	HS transmit static common-mode voltage	150	200	250	mV
△VCMTX(1,0)	VCMTX mismatch when Differential-1 or Differential-0			5	mV
VOD	HS transmit differential voltage	140	200	270	mV
△VOD	VOD mismatch when Differential-1 or Differential-0			10	mV
VOHHS	HS output high voltage			360	mV
zos	Single ended output impedance	40	50	62.5	Ω
△ZOS	Single ended output impedance mismatch			10	%

[Table 5. HS Transmitter AC Specifications]

Parameter	Description	Min	Тур	Max	Unit
△VCMTX(HF)	Common-level variation above 450MHz			15	mVRMS
△VCMTX(LF)	Common-level variations between 50-450MHz			25	mVPEAK
4D and 4E 2007 2007 rice time and fall time				0.3	UI
tR and tF	20% ~ 80% rise time and fall time	150			ps

[Table 6. LP Transmitter DC Specifications]

Parameter	Description	Min	Тур	Max	Unit
VOH	Thevenin output high level	1.1	1.2	1.3	V
VOL	Thevenin output low level	-50		50	mV
ZOLP	Output impedance of LP transmitter	110			Ω

[Table 7. LP Transmitter AC Specifications]


Parameter	Description		Min	Тур	Max	Unit
TRLP/TFLP	15%~85%	rise time and fall time			25	ns
TREOT	30%~85%	rise time and fall time			35	ns
TLP-PULSE-TX	Pulse width of the LP exclusive – OR clock pulse after Stop state or last pulse before Stop state		40			ns
	clock	All other pulses	20			ns
TLP-PER-TX	Period of the LF	PLP exclusive – OR clock	90			ns
	Slew rate	e @ CLOAD = 0pF	30		500	mV/ns
δV/δtSR	Slew rate	Slew rate @ CLOAD = 20pF			150	mV/ns
	Slew rate @ CLOAD =70pF		30		100	mV/ns
CLOAD	Loa	d capacitance	0		70	pF



3. Two-Wire Serial Bus Interface

3.1. Timing Specifications

<Figure 2. AC Timing of Two Wire Serial Bus >



[Table 8. AC Characteristics of Two Wire Serial Bus]

Parameter	Symbol	Min.	Тур.	Max.	Unit
SC frequency	f _{sck}	100		400	KHz
SC low period	t _{lo}	1.3		-	us
SC high period	t _{hi}	0.6		-	us
SC setup time for START condition	t _{st1}	0.6		-	us
SC setup time for STOP condition	t _{st3}	0.6		-	us
SC hold time for START condition	t _{hd1}	0.6		-	us
SD setup time	t _{st2}	0.6		-	us
SD hold time	t _{hd2}	0		-	us
Bus free time Between STOP and START condition	t buf	1.3		-	us
Rising time of both SD and SC	t _r	-		0.3	us
Falling time of both SD and SC	t _f	-		0.3	us
Capacitive load of SC/SD	Сь	-		100	pF
Pull-up resistor on SC and SD			1.5		kΩ



3.2. Bus Operation

The two-wire serial bus interface is used to write and read the required data into registers in this sensor. Sensor can operate as a slave device only. The two-wire serial bus interface is controlled by SD (serial data) and SC (serial clock). SD is bidirectional bus.

Operation has single byte programming and multiple byte programming. Users doesn't need to set continuously register address on programming multiple byte because the sensor increases register address automatically. This will reduce time to program registers.

Following figures show write and read operations.

Note) Before programming the two-wire serial bus interface, MCLK and RESETB, XSHUTDOWN should be supplied.

In YACJ3B0C9SHC, Slave address is controlled by the I2C_ID_SEL1(#23) and I2C_ID_SEL0 (#51) pads.

 Slave address(@ 8bit)
 I2C_ID_SEL1
 I2C_ID_SEL 0

 0x40
 Low(default)
 Low(default)

 0x42
 Low
 High

 0x44
 High
 Low


 0x46
 High
 High

[Table 9. Slave address setting]




3.2.1. Write Operation (2 bytes address - 2byte data format)

2 Byte address 1byte data format is used OTP operations.



<Figure 3. Write Operation - 2bytes address/2bytes data format>

3.2.2. Write Operation (2 bytes address – 1byte data format)




<Figure 4. Write Operation - 2byte address/1byte data format>



3.2.3. Write Operation (Burst Write)


<Figure 5. Write Operation - Burst Write>





3.2.4. Read Operation (2 bytes address – 2bytes data format)

<Figure 6. Read Operation - 2bytes address/2bytes data format >





SC

2 3 4 5 6

MSB

3.2.5. Read Operation (2 bytes address – 1byte data format)

Read Operation(2Byte Address 1Byte Data) start write ACK condition Sensor address Higher address SD Α9 SC i 8 i 8 MSB . MSB LSB LSB stop condition Lower address SD Α5 АЗ Α2 SC i 9 7 8 2 3 4 5 6 MSB LSB start stop condition Sensor address condition Read data from Register(A) D7 D6 D5 D4 D3 D2 D1 D0 SD

8 9 1 1

LSB

2 3 4

5 6 7

8 9


LSB

<Figure 7. Read Operation - 2bytes address/1byte data format >



3.2.6. Read Operation (Burst Read)


<Figure 8 . Read Operation - Bust Read >





4. FUNCTION DESCRIPTION

4.1. Operation Mode



[Table 10. Operation Mode Summary]

Power State	Description	Activate
Power OFF	Power supplies are turned off	None
	No communication with the sensor is possible	XSHUTDOWN Low
Hardware Standby	Low level on XSHUTDOWN pin and stopping	
	EXTCLK	MCLK Low
		Power consumption is arrowed to achieve fast
Coffware Standby	CCI communication with sensor is possible	transition between streaming and SW Standby
Software Standby	PLL is ready for fast return to Streaming mode	modes.
		MCLK Pad Enabled
	The sensor module is fully powered and is	
Streaming	streaming image data on the CCP2 bus.	All Logic, MCLK Pad Enabled
	(Initialized all logic block with APOR)	

In operating mode, two type of usage may be possible.


First, XSHUTDOWN and RESETB pin is used to control the operating mode which is traditional way. Second, to minimize the module pin connection, XSHUTDOWN and RESETB can be omitted in module connection. In the case, the sensor will be automatically enabled when external clock(MCLK) is active. And then, the internal POR is used to initialize the sensor status.



4.2. Power Timing

Power On Sequence (Normal control)

VDDIO 2.8V/1.8V(ON) \rightarrow VDDA 2.8V(ON) \rightarrow VDDD 1.2V (ON) \rightarrow MCLK(ON) \rightarrow XSHUTDOWN(L \rightarrow H) \rightarrow RESETB(ON) \rightarrow Set registers for normal operation \rightarrow Normal Operation




<Figure 10. Timing of Power on Sequence>



Power Off Sequence (Normal control)

Normal Operation \rightarrow Power Sleep command and disable PLL \rightarrow SC, SD (OFF) \rightarrow RESETB(OFF) \rightarrow XSHUTDOWN(H \rightarrow L) \rightarrow MCLK(OFF) \rightarrow VDDD 1.2V (OFF) \rightarrow VDDA 2.8V(OFF) \rightarrow VDDIO 2.8V/1.8V(OFF)



<Figure 11. Timing of Power off Sequence>





[Table 11. Timing of Power Sequence]


Constraint	Label	Min	Max	Unit
VDD_IO rising – VDD_A rising	t ₀	VDD_IO, VDD	_A and VDDD	ns
VDD_A rising – VDD_D rising		may rise in any	y order	
	t ₁	The rising se	eparation can	ns
		vary from 0n	s to indefinite	
VDD_D rising – XSHUTDOWN rising	t ₂	0.0		ns
VDD_D rising – MCLK running	t ₂₋₁	0.0		ns
MCLK running – XSHUTDOWN rising	t ₂₋₂	0.0		ns
XSHUTDOWN rising – First I2C transaction	4.	2400		MCLK
	t ₃	2400		cycles
Minimum no of EXTCLK cycles prior to the first I2C		0.400		MCLK
transaction. With XSHUTDOWN.	t ₄	2400		cycles
D-PHY power-up	t ₅	1	1.1	ms
D-PHY init	t ₆	100	110	us
XSHUTDOWN falling – VDD_D falling	t ₇	0.0		ns
XSHUTDOWN falling – MCLK stop	t ₇₋₁	0.0		ns
MCLK stop – VDD_D falling	t ₇₋₂	0.0		ns
VDD_D falling – VDD_A falling	t ₈	VDD_IO, VDD_A and		ns
VDD_A falling – VDD_IO falling		VDD_D may fa	all in any order.	
	t ₉	The falling separation can		
		vary from 0ns	s to indefinite	



From Normal Operation State to Stand-by(Power down) State

When XSHUTDOWN is disabled, output pins go to Hi-Z.


<Figure 12. Timing of Normal to Stand-by>




From Stand-by(Power down) State to Normal Operation State

- 1) Set XSHUTDOWN to Hi.
- 2) Wait 10ms.
- 3) Set RESETB from Low to Hi.
- 4) Set the registers for normal operation

<Figure 13. Timing of Stand-by to Normal >







4.3. Black Level Calibration(BLC)

Black level is caused from pixel characteristics and analog channel offset. It makes poor image quality in dark condition and misleads color balance. To reduce these phenomenon, sensor automatically calibrates the black level every frame. The masked pixels in pixel array are used to calculate the black level.

4.4. Analog Gain Control

Global gain register (0x003A) sets the analog gain. The maximum analog gain is 16x. Table 13 shows the recommended gain settings:

[Table 12. Analog Gain Register]

Addr.	Register Name	Description	Default
0x003A 0x003B	analog_gain_code_global	Analog Gain register value range = $0x0000 \sim 0x00F0$ (recommend) Analog Gain = $\frac{Reg. value}{16} + 1$	0x00

[Table 10. Analog Gain Setting]

Register value			Regis	ter value	
Dec	Hex	Gain(X)	Dec	Hex	Gain(X)
0	0x0000	x1.0	128	0x0080	x9.0
8	0x0008	x1.5	136	0x0088	x9.5
16	0x0010	x2.0	144	0x0090	x10.0
24	0x0018	x2.5	152	0x0098	x10.5
32	0x0020	x3.0	160	0x00A0	x11.0
40	0x0028	x3.5	168	0x00A8	x11.5
48	0x0030	x4.0	176	0x00B0	x12.0
56	0x0038	x4.5	184	0x00B8	x12.5
64	0x0040	x5.0	192	0x00C0	x13.0
72	0x0048	x5.5	200	0x00C8	x13.5
80	0x0050	x6.0	208	0x00D0	x14.0
88	0x0058	x6.5	216	0x00D8	x14.5
96	0x0060	x7.0	224	0x00E0	x15.0
104	0x0068	x7.5	232	0x00E8	x15.5
112	0x0070	x8.0	240	0x00F0	x16.0
120	0x0078	x8.5			



4.5. Integration Time

The integration (exposure) time of the YACJ3B0C9SHC is controlled by the Integration time(integ_time : 0x0003, 0x0004, 0x0005) registers.

Total_integration_time = interg_time x line_length_pck x pck_clk_period

[Table 11. Integration Time Register]


Addr.	Bit	Register Name	Description	Default
0x0002 0x0003	B[3:0]	integ_time_hw	The integration time control [40:0]	0x00
0x0004 0x0005	B[15:0]	integ_time	The integration time control [19:0]	0x0100
0x0008 0x0009	B[15:0]	line_length_pck	Line Length [15:0]	0x0EE0



4.6. Lens Shading Correction(LSC)


The circumstance area of pixel array does not have enough quantity of light due to optical characteristics of lens. It causes reduction of signal near peripheral of pixel array. The reduction of signal depends on both pixel's location and color. To compensate the problem, shading correction is done by controlling the correction gain, which depends on pixel's location and color.

Shading correction changes automatically, based on the illumination type. The storages which is used for seed values are OTP or SRAM.



<Figure 14. LSC X-Y 2D interpolation>





(a) Original image

(b) LSC Gain image

(c) LSC result image

Above Figure shows the original image, LSC gain and LSC result image.



4.7. Digital Gain Control

The digital gain processing supports both the global gain control and the separate gains control for each color channel (R, Gr, Gb, B). Each gain control register is comprised of 13bit. The bit [12:9] control the integer portion and the bit [8:0] control the decimal portion of gain (512step size). The digital gain is represented as a following equation.

$$Digital_Gain = \left(bit[12:9] + \frac{bit[8:0]}{512}\right)$$

Each digital gain control register has a range from 0x through 15.99x.


4.8. Subsampling & Binning

YACJ3B0C9SHC supports Subsampling Mode and 2x2 Binning Mode.

Addr. **Default** Bit **Register Name Description** 0x000C binning_mode Binning mode enable 0x00 [15:8] Active x odd increase value 0x11 [15:8] x_odd_inc 0x001E 0x001F [7:0]x_even_inc Active x even increase value 0x11 Active y odd increase value [15:8] y_odd_inc_vact 0x11 0x0032 0x0033 [7:0] 0x11 y_even_inc_vact Active y even increase value

[Table 13. Subsampling and 2x2 Binning Register]

<Figure 16. 1/2 Sub Sampling mode>




G

R



Average B = (B1+B2+B3+B4)/4 **B1** G **B2** G В G1 В G2 G R G G G R G В R R μG **B4** R ⊔в **B**3 JG G В G3 G4 G G G R G R R G R

<Figure 17. 2x2 Binning mode>



4.9. Horizontal Scaling

The image scaling function within a sensor module provides a downscaling operation using Bayer data to reduce the size while covering the same angle of view of the original image. Each downscaled output pixel is calculated by taking a weighted average of input pixels which are composed of neighboring pixels. The image scaling function of the Bayer Scaler supports horizontal down to x1/2 ,x1/3, x1/4, x1/6 scale in X (Horizontal). For example, when X scaling is enabled for a x1/2 scale factor, output image is reduced by half in X directions. This results in output image that is half of the input image size. The scaled output size is represented as a following equation depending on the scale factor.


[Table 14. Horizontal Scaling Register]

Addr.	Register Name	Description	Default
0x0A0E 0x0A0F	hbin_mode	Horizontal Binning Mode [2:0]: 3'h0 – Bypass [2:0]: 3'h2 – 1/2 Horizontal binning [2:0]: 3'h3 – 1/3 Horizontal binning [2:0]: 3'h4 – 1/4 Horizontal binning [2:0]: 3'h6 – 1/6 Horizontal binning	0x00



4.10. Test Pattern Generator

For testing, we support various test patterns, such as color bar/ fade to gray color bar/ PN9 pattern etc. <Figure 18. Test patterns>






ı	ľΤahla	15	Taet	Pattorne	register

Addr.	Register Name	Description	Default
0x0A04 0x0A05	isp_en_l	B[0] - Test pattern generation enable	0x0
0x020A 0x020B	test_pattern_mode	B[15:12] Reserved B[11:8] Test pattern mode 0 – no pattern(default) 1 – solid colour 2 – 100% colour bars 3 – Fade to grey' colour bars 4 – PN9 5 – horizontal gradient pattern 6 – vertical gradient pattern 7 – check board 8 – slant pattern 9 – Resolution pattern 10 ~ 15 - Reserved B[7:0] Reserved	0x0000

4.11. Windowing

Sensor has a rectangular pixel array 4208 X 3120. The array can be windowed by the output crop. These crop functions operate by controlling offset(start pixel point) register and cropping image size register.



<Figure 19. Output Image windowing >



[Table 16. Image Windowing Register]

Addr.	Register Name	Description	Default
0x0012	r_x_addr_start_hact_h	active x start address	0x00
0x0013	r_x_addr_start_hact_l	active x clair address	0x08
0x0026	r_y_addr_start_vact_h	active y start address	0x00
0x0027	r_y_addr_start_vact_l	active y start address	0x40
0x0018	r_x_addr_end_hact_h	active x end address	0x10
0x0019	r_x_addr_end_hact_l	donvo x one address	0x87
0x002C	r_y_addr_end_vact_h		0x0C
0x002D	r_y_addr_end_vact_l	active y end address	0xF7
0x0A12	r_x_output_size_h		0x10
0x0A13	r_x_output_size_l	fmt column output size	0x70
0x0A14	r_y_output_size_h		0x0C
0x0A15	r_y_output_size_l	fmt row output size	0x30
0x0804	fmt_x_start_h		0x00
0x0805	fmt_x_start_l	column start pixel	0x00
0x0806	fmt_y_start_h		0x00
0x0807	fmt_y_start_l	row start pixel	0x00




4.12. PLL

The PLL is used for clock generation for the digital block and MIPI transmitter. It consists of PFD(Phase Frequency Detector), charge pump (CP) and 2nd order loop-filter, 4-bit programmable pre-divider and 8-bit programmable multiplier. The clock generator is used for clock generation for digital part and MIPI transmitter. It consists of the divider for digital part and the divider for MIPI. The top block is shown in below Figure.

[Table 17. Register map of PLL]

Addr.	Register Name	Description	Default
0x304C	pll_static13	[15:8]: d2a_pll_mdiv [7:6]: d2a_pll_vt_sys_clk_div2 [5:2]:d2a_pll_prediv [1]: d2a_pll_reset [0]: d2a_pll_clkgen_en	0x4B 0x0A
0x404C	pll_static14	[15]: d2a_pll_clkgen_reset [14]: d2a_pll_clkgen_mipi_reset [13:11]: d2a_pll_vt_sys_clk_div [10:8]: d2a_pll_ramp_clk_div [7:5]: d2a_pll_mipi_clk_div [4:2]: d2a_pll_icp_sel [1:0]: d2a_pll_mipi_clk_div2	0xF8 0x08

<Figure 20. Block Diagram of PLL>





4.13. MIPI

YACJ3B0C9SHC supports serial data output through 1/2/4-lane MIPI(Mobile Industry Processor Interface). YACJ3B0C9SHC has four data lanes and one clock lane. The MIPI output transmitter runs up to 1.2Giga bit/sec each lane.

[Table 18. CSI lane mode register]

Addr.	Register Name	Description	Default
		0x00 - 1 lane mode	
0x0902[7:6]	data_lane_mode	0x01 - 2 lane mode	0x11
		0x11 - 4 lane mode	

The design follows CSI-2(Camera Serial Interface-2) specification. The CSI-2 specification defines standard data transmission and control interfaces between transmitter and receiver. The CSI-2 is unidirectional differential serial interface with data and clock signals; the physical layer of this interface is the "MIPI Alliance Standard for D-PHY". The high speed serial interface uses the following output-only signal pairs. (4 channnel data lanes and clock lane in accordance with CCP2 / MIPI specification.)

[Table 19. MIPI serial interface]

Output pin	Descrpition
DATA1_P / DATA1_N	
DATA2_P / DATA2_N	Data long Dn / Dn
DATA3_P / DATA3_N	Data lane Dp / Dn
DATA4_P / DATA4_N	
CLK_P / CLK_N	Clock lane Cp / Cn

The control interface (referred as CCI) is a bi-directional control interface compatible with I2C standard. YACJ3B0C9SHC supports both continuous clock behavior and non-continuous clock behavior on the clock lane. The serial interface can reduce power consumption by entering ULPS(Ultra Low Power State) mode. Each data lanes and clock lane are set to the ULPS mode when the sensor is in the hardware standby or soft standby system state.

In order to operate MIPI serial interface, sensor must set both MIPI Power enable register and TX enable register at power up and after reset. The MIPI Reset register is used to initialize MIPI operation, normally not used.

[Table 20. Timing Configuration register]

Addr.	Register Name	Description	Default
0x0915	tlpx	D-PHY spec require : 50ns	0x05
0x0916	tclk_prepare	D-PHY spec require : > 38ns, < 95ns	0x05
0x0917	tclk_zero	D-PHY spec require : tclk_prepare + tclk_go > 300ns	0x1A
0x0919	ths_prepare	D-PHY spec require : 40ns + 4UI, < 85ns + 6UI	0x05
0x091A	ths_zero_min	D-PHY spec require : ths_prepare + ths_go > 145ns + 10UI	0x0A



YACJ3B0C9SHC [Hi-1332]

0x091B	ths_trail	D-PHY spec require : > MAX(8UI, 60ns + 4UI)	0x09
0x091C	tclk_post	D-PHY spec require : > 60ns + 52UI	0x0D
0x091D	tclk_trail_min	D-PHY spec require : > 60ns	0x08

Many kinds of timing constraints are specified in the D-PHY specification. In order to satisfy this specifications, user needs to adjust timing value to control analog block. Registers from 0x0915 to 0x091D are used for this purpose. If you change the clock operating speed, reconfigulate registers.



4.14. Frame structure

Frame Structure is controlled by Line length pck, frame length lines, x_addr_start, y_addr_start, x_addr_end and y_addr_end.

Frame length lines control

1. Frame length lines are controlled by 0x0006, 0x0007 at full readout mode.

Line length pcks control

- 1. Line length pcks are controlled by 0x0008, 0x0009 at full readout mode.
- 2. Minimum line length pck
- -. normal, sub-sampling: 600


Visible pixel data size control

- 1. Visible pixel width is controlled by x_{addr_start} [0x0012, 0x0013], x_{addr_end} [0x0018, 0x0019], y_{addr_start} [0x0026, 0x0027], y_{addr_end} [0x002C, 0x002D].
- -. Visible pixel width = x_addr_end x_addr_start + 1
- -. Visible pixel height = y_addr_end y_addr_start + 1

Blank time control

- 1. Line blank time
- -. Line blank time = line length pck visible pixel width
- 2. Frame blank time
- -. Frame blank time = frame length lines visible pixel height
- -. Minimum blank time: 45 lines

<Figure 21. Frame Structure>





4.15. Line-interlaced long-short output for HDR

High dynamic range (HDR) technology delivers better image quality and brighter, truer colors by accurately representing the wide range of intensity levels found in direct sunlight and in the deepest shadows.


Line-interlaced long-short output for HDR, dual exposure HDR that not only improves the dynamic range, but also reduces motion artifacts and eliminates frame buffer requirements without compromising frame resolution or speed.

In HDR mode, the exposure is still controlled by a rolling shutter. However, the frame data is separated into "long exposure" and "short exposure" in every two rows. Long exposure time is controlled by registers 0x0003, 0x0004 and 0x0005. Short exposure time is controlled by registers 0x0053, 0x0054 and 0x0055.


Addr. **Default Register Name Description** hdr_en[0] 0x004D hdr_en 0x00 HDR mode enable integ_time_hw[3:0], 0x0003 integ_time_hw 0x00 integ_time_h[7:0], → 20bit integ_time_I[7:0] 0x0004 integ_time_h 0x01 integration time for HDR mode (Long) 0x0005 0x00 integ_time_I 0x0053 0x00 integ_time_s_hw integ_time_s_hw[3:0], integ_time_s_h[7:0], 0x0054 integ_time_s_h integ_time_s_I[7:0] 0x01 integration time for HDR mode (Short) 0x0055 0x00 integ_time_s_l

[Table 21. HDR control registers]





<Figure 23. HDR Output Timming>





4.16. Fixed Frame Rate Timing

There are two kinds of frame rate. One is fixed frame rate and another is variable frame rate. Fixed frame rate mode can be enabled when 0x003C[0] bit is asserted. If fixed frame rate mode is enabled, maximum coarse integration time(0x0003, 0x0004, 0x0005) is (frame length -6).

And variable frame rate mode can be enabled when 0x003C[0] bit is de-asserted. In variable frame rate mode, frame length is changed automatically according to coarse integration time. Specific frame length lines according to coarse integration time can be calculated by below formula.

If (coarse_integration_time < (frame_length-6))

Frame length = Register setting value of frame length lines

else

Frame length = coarse integration time + 6

And frame time can be calculated by below formula.

Frame time = (line length pck) x (frame length) x VT_CLK_period.

[Table 22. Frame Time Calculation]

Fixed Frame Time

If (Coarse_Integration_Time < Coarse_Integration_Time_Min)

→ Coarse_Integration_Time = 6

Else if (Coarse_Integration_Time > Frame_length - 6(Coarse_Integration_Time _Max_Margin))

→ Coarse_Integration_Time = Frame_Length - 6

Else

→ Coarse_Integration_Time = Coarse_Integration_Time

Variable Frame Time

If (Coarse_Integration_Time < Coarse_Integration_Time_Min)

→ Coarse_Integration_Time = Min_Coarse_Integration_Time

Else

→ Coarse_Integration_Time = Coarse_Integration_Time

If (Coarse_Integration_Time ≤ Frame_length − 6(Coarse_Integration_Time _Max_Margin))

→ Frame_Length = Frame_Length

Else


→ Frame_Length = Coarse_Integration_Time + 6(Coarse_Integration_Time _Max_Margin)



4.17. OTP Memory Map

The YACJ3B0C9SHC features 8KByte of OTP (one time programmable) memory, individual moduel and sensor specific information. The user may program which set to be used. OTP can be accessed via two-wire serial interface.

If user want to get more information, please contact to SKhynix FAE engineer or refer to sererate OTP guide documents.



<Figure 24. OTP Memory Map>



5. REGISTER DESCRIPTION

Notification

SKhynix doesn't have any responsibility or liability for any failures if using reserved register addresses.

[Table 23. Register Description]

Address	Register	[Table 23. Register Description] Description	Default	Renewal
(Hex)	· ·	TG Registers	(Hex)	Frame
0x0000	image_orient	Image orientation	0x00	Next
0x0002	frame_length_lines_hw	Frame Length high word	0x00	Next
0x0003		The integration time control	0x00	Next
0x0004	coarse_integ_time	{ integ_time_hw[3:0], integ_time_h [7:0],	0x01	Next
0x0005	_	integ_time_I [7:0] } → 20bit @integration time for HDR mode (Long)	0x00	Next
0x0006			0x0C	Next
0x0007	frame_length_lines	Frame Length	0x98	Next
0x0008	Englished with	Line Legenth	0x02	Next
0x0009	line_length_pck	Line Length	0x6C	Next
0x000C	hinning mode	Pinning made enable	0x00	Next
0x000D	- binning_mode	Binning mode enable	0x00	Next
0x0012	v oddu otout		0x00	Next
0x0013	x_addr_start	active x start address	0x08	Next
0x0018	v oddr ond	setive y and address	0x10	Next
0x0019	x_addr_end	active x end address	0x87	Next
0x001E	x_odd_inc	Active x odd increase value	0x11	Next
0x001F	x_even_inc	Active x even increase value	0x11	Next
0x0026	v oddr otort	active vetert address	0x00	Next
0x0027	y_addr_start	active y start address	0x40	Next
0x002C	v oddr ondt	active y end address	0x0C	Next
0x002D	y_addr_endt	active y end address	0xF7	Next
0x002E	y_odd_inc_fobp	Frame obp y odd increase value	0x11	Next
0x002F	y_even_inc_fobp	Frame obp y even increase value	0x11	Next
0x0032	y_odd_inc_vact	Active y odd increase value	0x11	Next
0x0033	y_even_inc_vact	Active y even increase value	0x11	Next
0x003A	analog_gain_code_gl	Analog Cain	0x00	Next
0x003B	obal	Analog Gain	0x00	Next
0x003D	image_orient	Image orientation	0x00	Next
0x0046	r_grouped_para_hold	Grouped parameter hold	0x00	Next
0x004C	tg_enable	TG enable	0x00	Current



0x004D	hdr_en	HDR mode enable	0x00	Next
0x0053	integ_time_s_hw	{ integ_time_s_hw[3:0],	0x00	Next
0x0054	integ_time_s_h	integ_time_s_h[7:0], integ_time_s_l[7:0]	0x01	Next
0x0055	integ_time_s_l	integration time for HDR mode (Short)	0x00	Next
		OTP Registers		
0x0702	otp_cmd	OTP command for read/write	0x00	Current
0x0706	otp_wdata	OTP write data	0x00	Current
0x0708	otp_rdata	OTP read data	0x00	Current
0x070A	ation and dis	OTD write/seed address	0x00	Current
0x070B	otp_addr	OTP write/read address	0x00	Current
		Test Pattern Registers		
0x020A	test_pattern_mode	Test Pattern mode	0x00	Next
0x020C	test_data_red	The test data weed to replace and a first data	0x00	Next
0x020D	lest_data_red	The test data used to replace red pixel data	0x00	Next
0x020E	test_data_greenR	The test data used to replace green pixel data on rows that also	0x00	Next
0x020F	test_data_greenit	have red pixels	0x00	Next
0x0210	test_data_blue	The test date would be well-said blue sivel date	0x00	Next
0x0211	- 1001_4414_5140	The test data used to replaced blue pixel data	0x00	Next
0x0212	tetst_data_greenB	The test data used to replaced green pixel data on rows that also	0x00	Next
0x0213	- totot_data_groonB	ave blue pixels	0x00	Next
0x0214	horizontal_cursor_wid	Defines the width of the herizontal surger/in pivels)	0x00	Next
0x0215	th	Defines the width of the horizontal cursor(in pixels)	0x00	Next
0x0216	horizontal_cursor_po	Defines the ten edge of the herizontal cursor	0x00	Next
0x0217	sition	Defines the top edge of the horizontal cursor	0x00	Next
0x0218	vertical_cursor_width	Defines the width of the vertical cursor(in pixels)	0x00	Next
0x0219	- romoa_oaroomam	Defines the width of the vertical cursor(in pixels)	0x00	Next
0x021A	vertical_cursor_positi	Defines the left hand edge of the vertical cursor. A value of 0xFFFF switches the vertical cursor into automatic mode	0x00	Next
0x021B	on	where it automatic mode where it automatically advances every frame.	0x00	Next
		Digital Gain Registers		
0x0508	dagin ar	Digital Gr gain control (0 ~ 15.99x)	0x02	Next
0x0509	dgain_gr	Digital Grigain control (0 ~ 15.99x)	0x00	Next
0x050A	daoin ah	Digital Chigain control (0 15 99v)	0x02	Next
0x050B	- dgain_gb	Digital Gb gain control (0 ~ 15.99x)	0x00	Next
0x050C	dasin r	Digital P gain control (0 15 00v)	0x02	Next
0x050D	dgain_r	Digital R gain control (0 ~ 15.99x)	0x00	Next
0x050E	daoin h	Digital R gain control (0 45 00v)	0x02	Next
0x050F	dgain_b	Digital B gain control (0 ~ 15.99x)	0x00	Next



	Formatter Control Registers					
0x0804	x_start_h	column start pixel (high byte)	0x00	Next		
0x0805	x_start_l	column start pixel (low byte)	0x00	Next		
0x0806	y_start_h	row start pixel (high byte)	0x00	Next		
0x0807	y_start_l	row start pixel (low byte)	0x00	Next		
		MIPI Control Registers				
0x0902	MIPI_tx_op_mode	MIPI operating mode	0xC3	Current		
0x0915	tlpx	length of any Low-Power state period.	0x05	Current		
0x0916	tclk_prepare	time to drive LP-00 to prepare for HS clock transmission	0x05	Current		
0x0917	tclk_zero	time for lead HS-0 drive period before starting clock.zero	0x1A	Current		
0x0919	ths_prepare	time to drive LP-00 before starting the HS transmission on a Data Lane.	0x05	Current		
0x091A	ths_zero	time to send HS-0, i.e. turn on the line termination and drive the interconnect with the HS driver, prior to sending the SoT Sync sequence.	0x0A	Current		
0x091B	ths_trail	time the transmitter must drive the flipped last data bit after sending the last payload data bit of a HS transmission burst.	0x09	Current		
0x091C	tclk_post	time that the transmitter	0x0D	Current		
0x091D	tclk_trail_min	the time to drive HS differential state after last layload clock bit of a HS transmission burst.	0x08	Current		
	ISP Common Registers					
0x0A00	mode_sel	streaming mode	0x00	Current		
0x0A02	fast_standby_mode	fast standby mode	0x00	Current		
0x0A04		Isp enable h B[0] – MIPI enable	0x01	Current		
0x0A05	isp_en	Isp enable I B[0] – TPG enable B[1] – ADPC enable B[2] – LSC enable B[3] – DGA enable B[5] – Hscaler enable B[6] – FMT enable	0x40	Current		
0x0A10	data_pedestal	data pedestal value	0x40	Current		
0x0A11	pedestal_en	Pedestal enable	0x00	Current		
		Window Registers				
0x0A12	x_output_size	Formatter column output size	0x10	Next		
0x0A13	A_001p01_3126	1 omator column output 8/26	0x70	Next		
0x0A14	y_output_size	Formatter row output size	0x0C	Next		
0x0A15	y_output_size	1 official fow output size	0x30	Next		
		Horizontal Scale Register		_		
0x0A0F	hbin_mode	Horizontal Scale Mode	0x00	Next		
		BLC Control Registers				
0x0C00	blc_ctl1	BLC enable	0x8C	Current		
		PAD Control				
0x0D00	drvst_fsync	driving strength of FSYNC IO.	0x07	Current		



0x0D01	drvst_sda driving strength of SDA		0x07	Current
0x0D02	drvst_strobe	driving strength of STROBE	0x07	Current
		System Control Registers		
0x0F02	pll_cfg1	pll enable	0x00	Current
0x0F03	pll_cfg2	pll_lock_time control	0x06	Current
0x0F14	sensor_id	I2C slave address 0x20 @ 7bit 0x40 @ 8bit	0x20	Current
0x0F16	model_id_hi	mode ID high byte	0x32	RO
0x0F17	model_id_lo	model ID low byte	0x13	RO



5.1. TG Control Registers

0x0000: image_orientation [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:10]		Reserved	0000_00b
B[9]	V_flip	Vertical Flip Enable [0: no flip, 1: Vertical Flip]. Image orientation need to change reg. 0x0000 and 0x003C.	0b
B[8]	H_mirror	Horizontal Mirror Enable [0: no mirror, 1: Horizontal Mirror]. Image orientation need to change reg. 0x0000 and 0x003C.	0b
B[7:0]		Reserved	

0x0002: coarse_integration_time_hw [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]		Reserved	
B[7:0]	coarse_integr ation_time_h w	The coarse integration time control	0000_0000b

0x0004: coarse_integration_time [default=0x0100, r/w]

Bit	Function	Description	Default
B[15:8]	coarse_integr ation_time	The course integration time control	0000_0001b
B[7:0]		The coarse integration time control	0000_0000b

0x0006: frame_length_lines [default=0x0C98, r/w]

Bit	Function	Description	Default
B[15:8]	frame_length _lines	France Longeth / Links - Links	0000_1100b
B[7:0]		Frame length (Units : lines)	1001_1000b

0x0008: line_length_pck [default=0x02, r/w]

	eegpe [
Bit	Function	Description	Default
B[15:8]	line_length_p	Line length pck	0000_0010b
B[7:0]		Line length pox	0110_1100b

0x000C: binning_mode [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:9]		Reserved	0000_000b
B[8]	binning_mode	0 - None 1 – enabled	0b
B[7:0]		Reserved	0000_0000b

0x0012: x_addr_start [default=0x0008, r/w]

Bit	Function	Description	Default
B[15:8]	- x_addr_start		0000_0000b
B[7:0]		x start address	0000_1000b

0x0018: x_addr_ end [default=0x1087, r/w]

Bit	Function	Description	Default
B[15:8]	x_addr_ end	y and address	0001_0000b
B[7:0]		x end address	1000_0111b



0x001E: x_odd	_inc	[default=0x1101, r/w]

Bit	Function	Description	Default
B[15:8]	x_odd_inc		0001_0001b
B[7:0]		Increment for odd pixels in the readout order	0001_0001b

0x0026: y_addr_start [default=0x0040, r/w]

Bit	Function	Description	Default
B[15:8]	y_addr_start	stant address	0000_000b
B[7:0]		y start address	0100_0000b

0x002C: y_addr_ end [default=0x0CF7, r/w]

Bit	Function	Description	Default
B[15:8]	y_addr_ end	v and addraga	0000_1100b
B[7:0]		y end address	1111_0111b

0x002E: y_odd_inc_fobp [default=0x1111, r/w]

Bit	Function	Description	Default
B[15:8]	y_odd_inc_fob	Increment for frame obp odd lines in the readout order	0001_0001b
B[7:0]	р		0001_0001b

0x0032: y_odd_inc_vact [default=0x1111, r/w]

Bit	Function	Description	Default
B[15:8]	y_odd_inc	In a constant of the state of t	
B[7:0]	_vact	ncrement for odd lines in the readout order	0001_0001b

0x003A: analog_gain_code_global [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	Analog_gain_ code_global	Reserved	0000_000b
B[7:0]		Global Analogue Gain Code	0000_000b

0x003C: image_orientation [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:2]		Reserved	0000_00b
B[1]	V_flip	Vertical Flip Enable [0: no flip, 1: Vertical Flip]. Image orientation need to change reg. 0x0000 and 0x003C.	0b
B[0]	H_mirror	Horizontal Mirror Enable [0: no mirror, 1: Horizontal Mirror]. Image orientation need to change reg. 0x0000 and 0x003C.	0b

0x0046: grouped_para_hold [default=0x00, r/w]

Bit	Function	Description	Default
B[15:9]		Reserved	0000_000b
B[8]	grouped_para _hold	grouped parameter hold Set to envelope a series of parameter changes as a group of changes that should be made so as to effect the output stream on the same frame boundary	0b
B[7:0]		Reserved	0000_000b



0x004C: tg_enable [default=0x0000, r/w]

	To the tag _ the table to table to the table to			
Bit	Function	Description	Default	
B[15:9]		Reserved	0000_000b	
B[8]	tg_enable	0 : tg_disable 1 : tg_enable	0b	
B[7:1]		Reserved	0000_000b	
B[0]	hdr_en	0 : HDR Mode disable 1 : HDR Mode enable	0b	

0x0052: integration_time_s_hw [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]		Reserved	0000_0000b
B[7:0]	integration_ti me_s_hw	The integration time for HDR mode (Short) < Related reg. 0x0054, 0x0055 >	0000_0000b

0x0054: integration_time_s_h [default=0x01, r/w]

ı	Bit	Function	Description	Default
Ī	B[15:8]	integration_ti me_s	The integration time for HDR mode (Short) – < Related reg. 0x0053, 0x0055 >	0000_0001b
	B[7:0]		The integration time for Fibra mode (Short) – < Related reg. 0x0055, 0x0055 >	0000_0000b

5.2. OTP

0x0702: otp_cmd [default=0x00, r/w]

Bit	Function	Description	Default
B[7:2]		Reserved	0000_00b
B[1]	otp_write_cmd	Continuous write	0b
B[0]	otp_read_cmd	Continuous read	0b

0x0706: otp_wdata [default=0x00, r/w]

Bit	Function	Description	Default
B[7:0]	otp_wdata	OTP write data	0000_000b

0x0708: otp_rdata [default=0x00, r/o]

Bit	Function	Description	Default
B[7:0]	otp_rdata	OTP read data	0000_000b

0x070A: otp_addr [default=0x00, r/w]

Bit	Function	Description	Default
B[7:0]	otp_addr	OTP write/read address high	0000_000b

0x070B: otp_addr_I [default=0x00, r/w]

Bit	Function	Description	Default
B[7:0]	otp_addr_I	OTP write/read address low	0000_000b



5.3. TPG

0x020A: test_pattern_mode [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:12]		Reserved	0000b
B[11:8]	Test_pattern _mode	Test pattern mode 0 – no pattern(default) 1 – solid colour 2 – 100% colour bars 3 – Fade to grey' colour bars 4 – PN9 5 – horizontal gradient pattern 6 – vertical gradient pattern 7 – check board 8 – slant pattern 9 – resolution pattern 10 ~ 255 - Reserved	0000b
B[7:0]		Reserved	0000_0000b

0x020C: test_data_red [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	test_data_ red	The test data used to replace and pivel data	0000_000b
B[7:0]		The test data used to replace red pixel data	0000_0000b

0x020E: test_data_greenR [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	test_data_ greenR		0000_0000b
B[7:0]		The test data used to replace greenR pixel data	0000_0000b

0x0210: test data blue [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	test_data_ blue	The test data used to replace blue pixel data	0000_000b
B[7:0]		The test data used to replace blue pixel data	0000_0000b

0x0212: test_data_greenB [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	test_data_ greenB	The test data used to replace green Drivel data	0000_000b
B[7:0]		The test data used to replace greenB pixel data	0000_000b

0x0214: horizontal_cursor_width [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	Horizontal_c ursor_width	Defines the width of the horizontal cursor(in pixels)	0000_0000b
B[7:0]		Defines the width of the horizontal cursor(in pixels)	0000_0000b

0x0216: horizontal_cursor_position [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	Horizontal_cu rsor_position	Defines the top edge of the horizontal cursor	0000_0000b
B[7:0]		Defines the top eage of the nonzontal cursor	0000_0000b





0x0218: vertical_cursor_width [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	Vertical_curs or_width	e	0000_000b
B[7:0]		Defines the width of the vertical cursor(in pixels)	0000_000b

0x021A: vertical_cursor_position [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	Vertical_curs or_position		0000_000b
B[7:0]		A value of 0xFFFF switches the vertical cursor into automatic mode where it automatic mode where it automatically advances every frame.	0000_000b

5.4. Digital Gain

0x0508: digital_gain_gr [default=0x0200, r/w]

Bit	Function	Description	Default
B[15:13]	digital_gain_ gr	Reserved	0000b
B[12:8]		Digital gain for Crahannal (high huta [42:01])	0010b
B[7:0]		Digital gain for Gr channel (high byte [12:0])	0000_0000b

0x050A: digital_gain_gb [default=0x0200, r/w]

Bit	Function	Description	Default
B[15:13]		Reserved	0000b
B[12:8]	Digital_gain_ greenB	Digital gain for Ch abangal (high buta [42:0])	0010b
B[7:0]		Digital gain for Gb channel (high byte [12:0])	0000_0000b

0x050C: digital_gain_r [default=0x0200, r/w]

Bit	Function	Description	Default
B[15:13]	Digital_gain_ r	Reserved	0000b
B[12:8]			0010b
B[7:0]		Digital gain for R channel (high byte [12:8])	0000_0000b

0x050E: digital gain b [default=0x0200, r/w]

Bit	Function	Description	Default
B[15:13]	Digital_gain_ b	Reserved	0000b
B[12:8]		Digital gain for Dichard (high buts [40:0])	0010b
B[7:0]		Digital gain for B channel (high byte [12:8])	0000_000b



5.5. FORMATTER

0x0804: X_START [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	X_START	CTART Colors and sixt	0000_000b
B[7:0]		Column start pixel	0000_000b

0x0806: Y_START [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]	Y_START	Row start pixel	0000_000b
B[7:0]		Troil Start pino.	0000_000b

5.6. MIPI

0x0902:MIPI_tx_op_mode [default=0xC300, r/w]

Bit	Function	Description	Default
B[15:14]	Lane Mode	MIPI lane mode 00 : 1 lane mode 01 : 2 lane mode 11 : 4 lane mode	11b
B[13]	Data Format	MIPI data format 0: RAW10 mode 1: RAW8 mode	0b
B[12]	Line synchronization	Line synchronization enable 1 : MIPI line start/end pachet on 0 : MIPI line start/end packet off	0b
B[11]	MIPI line number	MIPI line number enable 1 : MIPI line number on 0 : MIPI line number off	0b
B[10]	MIPI frame number	MIPI frame number enable 1 : MIPI frame number on 0 : MIPI frame number off	0b
B[9]	MIPI clock mode	MIPI clock mode selection 0:non-continuous clock mode 1:continuous clock mode	1b
B[8]	MIPI frame number	MIPI frame count reset 0: MIPI frame count reset off 1: MIPI frame count reset on	1b
B[7:0]		Reseved	0000_0000b

0x0914: tlpx [default=0x0005, r/w]

Bit	Function	Description	Default
B[15:8]		Reserved	
B[7:0]	Tlpx	Tlpx is the length of any Low-Power state period	0000_0101b

0x0916: tclk_prepare [default=0x051A, r/w]

Bit	Function	Description	Default
B[15:8]	Tclk_prepare	Tclk prepare is the time to drive LP-00 to prepare for HS clock transmission.	0000_0101b
B[7:0]	Tclk_zero	Tclk zero is the time for lead HS-0 drive period before starting clock	0001_1010b

0x0919: ths_prepare [default=0x05, r/w]

Bit	Function	Description	Default
B[15:8]		Reserved	
B[7:0]	Ths_prepare	Ths prepare is the time to drive LP-00 before starting the HS transmission on a Data Lane.	0000_0101b



0x091A: ths_zero [default=0x0A09, r/w]

Bit	Function	Description	Default
B[15:8]	Ths_zero	Ths zero minimum is the time to send HS-0, i.e. turn on the line termination and drive the interconnect with the HS driver, prior to sending the SoT Sync sequence	0000_1010b
B[7:0]	Ths_trail	The trail is the time the transmitter must drive the flipped last data bit after sending the last payload data bit of a HS transmission burst. This time is required by the receiver to determine EoT.	0000_1001b

0x091C: tclk_post [default=0x0D08, r/w]

Bit	Function	Description	Default
B[15:8]	Tclk_post	Time that the transmitter shall continue sending HS clock after the last associated data lane has transitioned to LP mode. Host will control that suitable value is used	0000_1101b
B[7:0]	Tclk_trail_mi n	Tclk trail minimum is the time to drive HS differential state after last layload clock bit of a HS transmission burst.	0000_1000b

5.7. ISP Common

0x0A00: mode_sel [default=0x00, r/w]

Bit	Function	Description	Default
B[15:8]		Reserved	0000_000b
B[8]	mode_sel	1 – streaming 0 – sw_standby	0b
B[7:0]		Reserved	0000_000b

0x0A02: fast_standby_mode [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]		Reserved	0000_000b
B[8]	fast_standby _mode	1 – Fast standby mode (enable mode change from streaming mode to sw standby mode at line blank) 0 – Normal standby mode	0b
B[7:0]		Reserved	0000_0000b

0x0A04: isp_en [default=0x0140, r/w]

Bit	Function	Description	Default
B[15:8]		Reserved	0000_000b
B[8]	mipi enable	MIPI enable	1b
B[7]		Reserved	0b
B[6]	fmt enable	Formatter enable	1b
B[5]	H scaler enable	Horizontal scaler enable	0b
B[4]		Reserved	0b
B[3]	dga enable	Digital gain enable	0b
B[2]	Isc enable	Lense shading correction enable	0b
B[1]	adpc enable	adpc enable	0b
B[0]	tpg enable	Test pattern generation enable	0b



0x0A10: data_pedestal [default=0x4000, r/w]

Bit	Function	Description	Default
B[15:8]	data_pedestal	data pedestal value	0100_0000b
B[7:4]		Reserved	0000b
B[3]	DGA_pedesta I_en	Digital Gain Pedestal enble	0b
B[2]	LSC pedestal_en	LSC Pedestal enble	0b
B[1:0]		Reserved	00b

5.8. Window

0x0A12: x_output_size [default=0x1070, r/w]

Bit	Function	Description	Default
B[15:8]	x_output_size		0001_0000b
B[7:0]		Formatter column output size	0111_0000b

0x0A14: y_output_size [default=0x0C30, r/w]

Bit	Function	Description	Default
B[15:8]	y_output_size	Formatter row output size	0000_1100b
B[7:0]		Formatter row output size	0011_0000b

5.9. Horizontal SCALER

0x0A0E: hbin_mode [default=0x0000, r/w]

Bit	Function	Description	Default
B[15:8]		Reserved	0000_000b
B[7:3]		Reserved	0000_0b
B[2:0]	X Scale Ratio	Downscale ratio of X dimension 3'h6: 1/6 scale 3'h4: 1/4 scale 3'h3: 1/3 scale 3'h2: 1/2 scale 3'h0: Bypass	000b

5.10. BLC

0x0C00: blc_ctl0 [default=0x8C00, r/w]

oxooos. bio_one [acidant-oxooos, i/w]			
Bit	Function	Description	Default
B[15:9]		Reserved	1000_110b
B[8]	en_blc	BLC enable	0b
B[7:0]		Reseved	0000_000b

5.11. PAD CTRL

0x0D00: drvst_fsync [default=0x0707, r/w]

Bit	Function	Description	Default
B[15:11]		Reserved	0000_0b
B[10:8]	drvst_fsync	driving strength of FSYNC IO.	111b



B[7:3]		Reserved	0000_0b
B[2:0]	drvst_sda	driving strength of SDA	111b

0x0D02: drvst_strobe [default=0x0700, r/w]

Bit	Function	Description	Default
B[15:11]		Reserved	0000_0b
B[10:8]	drvst_strobe	driving strength of STROBE	111b
B[7:0]		Reserved	0000_000b

5.12. SMU

0x0F02: pll_cfg1 [default=0x0006, r/w]

Bit	Function	Description	Default
B[15:9]		Reserved	0000_000b
B[8]	pll_cfg1	0 – pll bypass 1 – pll enable	0b
B[7:0]	pll_cfg2	pll lock time = pll_cfg2[7:0] * 256 cycle * MCLK period	0000_0110b

0x0F14: sensor_id [default=0x2000, r/w]

Bit	Function	Description	Default
B[15:8]	sensor_id	I2C slave address 0x20 @ 7bit 0x40 @ 8bit	0010_0000b
B[7:0]		Reserved	0000_000b

0x0F16: model_id [default=0x3213, r/o]

Bit	Function	Description	Default
B[15:8]	المنا المام معا	Add id a Common de UD bish se hada (MOD)	
B[7:0]	model_id	Sensor model ID higher byte (MSB)	0001_0011b

5.13. PLL

0x304C: [default=0x4B0B, r/w]

Bit	Function	Description		
B[15:8]	M-DIV ratio	Set M-divier dividing ratio 00010000 : 16 to 11111111: 255	01001011b	
B[7:6]	VT SYS CLK DIV2 ratio	Set VT_SYS CLK divider 2 dividing ratio 00: /1 01: /2 10: /4 11: /8	00b	
B[5:2]	PRE-DIV ratio	Set Pre-divider dividing ratio 0000 : 1/1, 0001 : 1/2, 0010 : 1/3, 0011 : 1/4, 0100 : 1/5, 0101 : 1/6, 0110 : 1/7, 0111 : 1/8 1000 : 1/9, 1001 : 1/10, 1010 : 1/11, 1011 : 1/12, 1100 : 1/13, 1101 : 1/14, 1110 : 1/15, 1111 : 1/16	0010b	
B[1]	PLL reset	Reset PLL block 0: RESET 1: SET	1b	
B[0]	CLKGEN enable	Enable CLKGEN block 0 : DISABLE 1 : ENABLE	0b	






0x404C: [default=0xF808, r/w]


UX4U4C: [default=0xF808, r/w		
Bit	Function	Description	Default
B[15]	CLKGEN reset	Reset CLKGEN block 0 : RESET 1 : SET	1b
B[14]	CLKGEN MIPI reset	Reset MIPI CLKGEN block 0 : RESET 1 : SET	1b
B[13:11]	VT SYS CLK DIV ratio	Set VT_SYS CLK divider dividing ratio 000 : /1 001 : /2 010 : /3 011 : /4 100 : /5 101 : /6 110 : /8 111 : /10	111b
B[10:8]	RAMP CLK DIV ratio	Set RAMP CLK divider dividing ratio 000 : /1 001 : /2 010 : /3 011 : /4 100 : /5 101 : /6	000Ь
B[7:5]	MIPI CLK DIV ratio	Set MIPI CLK divider dividing ratio 000 : /1 001 : /2 010 : /3 011 : /4 100 : /6 101 : /8	000b
B[4:2]	lcp sel	Set CHARGE PUMP current 000 : 0 uA 001 : 5 uA 010 : 10 uA 011 : 15 uA 110 : 20 uA 110 : 25 uA 111 : 35 uA	010b
B[1:0]	MIPI CLK DIV2 ratio	Set MIPI CLK divider 2 dividing ratio 00 : /1 01 : /2 10 : /4 11 : /8	00b



6. Reference Module Schematic

<Figure 25. Module Schematic>





Power	supply				
ADDIO		:	1.87	or	2.8V
VDDA,	VDDPX	:	2.8V		
ADDD		:	1.2V		

I2C Slave address

PAD	Input	I2C Slave address
#51 (I2C_ID_SEL0) #23 (I2C_ID_SEL1)	Low (GND) Low (GND)	W 0x40@8bit/R 0x41@8bit
#51 (I2C_ID_SEL0) #23 (I2C_ID_SEL1)	Low (GND) High (VDDIO)	W 0x44@8bit/R 0x45@8bit
#51 (I2C_ID_SEL0) #23 (I2C_ID_SEL1)	High (VDDIO) Low (GND)	W 0x42@8bit/R 0x43@8bit
#51 (I2C_ID_SEL0) #23 (I2C_ID_SEL1)	High (VDDIO) High (VDDIO)	W 0x46@8bit/R 0x47@8bit

Sensor control

PAD	Normal Control	X-Shutdown Control
X-SHUTDOWN (PAD #52)	Connect to AP GPIO	Connect to AP GPIO
RESETB (PAD #31)	Connect to AP GPIO	Connect to VDDIO

Note :

If user does not want to control RESETB(Use Only X-SHUTDOWN Pin) the RESETB Should be connect to VDDIO



7. Spectral Response To be determinded.

54 Rev 0.6/ Aug 2016