

GC5025 COB

1/5"5Mega CMOS Image Sensor

DataSheet

Rev.1.1

2017-01-11



Ordering Information

♦ GC5025W

(Colored, 150um, back grinding, reconstructed wafer)

GENERATION REVISION HISTORY

REV.	EFFECTIVE DATE	DESCRIPTION OF CHANGES	PREPARED BY
1.0	2016-7-12	Document Release	AE Dept.
1.1	2017-1-11	Update COB package, Pixel array, Pixel information and DC Characteristics	AE Dept
	1		



Content

1.	Sens	sor Overview	. 4
	1.1	General Description	4
	1.2	Features	4
	1.3	Application	5
	1.4	Technical Specifications	5
2.	DC	Characteristics	. 6
	2.1	Standby Current	6
	2.2	Power off Current	6
	2.3	Operation Current	
	2.4	DC Characteristics	6
3.	AC	Characteristics	
4.	Bloc	ck Diagram	. 8
5.	COI	B Package	, 9
	5.1	Pin Diagram (COB)	9
	5.2	Pin Descriptions	10
	5.3	Reference circuit design	11
6.	Opt	ical Specifications1	12
	6.1	Optical Center (unit: µm)	
	6.2	Readout Position	
	6.3	Pixel Array	14
	6.4	Lens Chief Ray Angle (CRA)	15
	6.5	Color Filter Spectral Characteristics	16
7.	Two	o-wire Serial Bus Communication	17
	7.1	Protocol	17
	7.2	Serial Bus Timing	18
8.	App	lications1	19
	8.1	Clock lane low-power	19
	8.2	Data Burst	20
9.	Pow	ver On/Off Sequence2	21
	9.1	Power On Sequence	21
	9.2	Power Off Sequence	22
	9.3	Standby Sequence	22
10	•	Register List	23



1. Sensor Overview

1.1 General Description

GC5025 is a high quality 5Mega CMOS image sensor, for mobile phone camera applications and digital camera products. GC5025 incorporates a 2608H x 1960Vpixel array, on-chip 10-bit ADC, and image signal processor.

The full scale integration of high-performance and low-power functions makes the GC5025 fit the design, reduce implementation process, and extend the battery life of cell phones, PDAs, and a wide variety of mobile applications.

It provides RAW10 and RAW8 data formats with MIPI interface. It has a commonly used two-wire serial interface for host to control the operation of the whole sensor.

1.2 Features

- ◆ Standard optical format of 1/5 inch
- ♦ 1.12μmx1.12μm TSI pixel
- Output formats: Raw Bayer 10bit/8bit
- ◆ Power supply requirement: AVDD28: 2.7~3.0V

DVDD: 1.15~1.25V

IOVDD: 1.7~1.9V

- ◆ PLL support
- ◆ Windowing support
- ◆ MIPI(2 lane) interface support
- Horizontal/Vertical mirror
- Image processing module
- ◆ OTP support(2K Bits): static DD/module information/WB
- ◆ Package: COB/wafer



1.3 Application

- Cellular Phone Cameras
- ◆ Notebook and desktop PC cameras
- ◆ PDAs
- **♦** Toys
- ◆ Digital still cameras and camcorders
- ◆ Video telephony and conferencing equipments

1.4 Technical Specifications

Parameter	Typical value
Optical Format	1/5 inch
Pixel Size	1.12μm x 1.12μm(BSI)
Active pixel array	2592 x 1944
Shutter type	Electronic rolling shutter
ADC resolution	10 bit ADC
Max Frame rate	30fps@full size
Power Supply	AVDD28: 2.7~3.0V
	DVDD: 1.15~1.25V
	IOVDD: 1.7~1.9V
Power Consumption	105mW@30fps
SNR	37dB
Dark Current	15e-/s
Sensitivity	2400e-/Lux*s
Dynamic range	63dB
Operating temperature:	-20°C~70°C
Stable Image temperature	0~50℃
Max Optimal lens chief ray angle(CRA)	30.98°(non-linear)
Package type	CSP/COB/wafer



2. DC Characteristics

2.1 Standby Current

Item	Symbol	Min	Тур	Max	Unit
Analog	I_{AVDD}	_	20	50	uA
Digital	I_{DVDD}	_	80	800	uA
I/O	I_{IOVDD}	_	100	200	uA

RST: L, PWND: L

Typ. Analog: 2.8V, Digital: 1.2V, I/O:1.8V, T_i =25°C

2.2 Power off Current

Item	Symbol	Min	Тур	Max	Unit
Analog	I_{AVDD}		0	0	uA
Digital	I_{DVDD}	_	0	0	uA
I/O	I_{IOVDD}	_	0	0	uA

Power off, $T_i=25^{\circ}C$

2.3 Operation Current

↓ Full size (MIPI 2 lane @864Mbps/Lane)

Item	Symbol	Min	Тур	Max	Unit
Analog	I_{AVDD}		15	20	mA
Digital	I_{DVDD}	_	50	60	mA
I/O	I_{IOVDD}	_	1	2	mA

INCLK: 24MHz, Frame rate: 30fps, Raw 10

Typ. Analog: 2.8V, Digital: 1.2V, I/O:1.8V, T_i=25°C


2.4 DC Characteristics

Item	Symbol	Min	Тур	Max	Unit	
Power supply	$ m V_{AVDD}$	2.7	2.8	3.0	V	
	$ m V_{DVDD}$	1.15	1.2	1.25	V	
	V _{IOVDD}	1.7	1.8	1.9	V	
Digital Input(Conditions:	AVDD = 2.8V, DVD	D = 1.2V, IO	VDD = 1.8	V)		
Input voltage HIGH	$ m V_{IH}$	1.4			V	
Input voltage LOW	$\mathbf{V}_{\mathbf{IL}}$			0.6	V	
Digital Output(Conditions: AVDD = 2.8V, IOVDD = 1.8V, standard Loading 25PF)						
Output voltage HIGH	V _{OH}	1.6			V	
Output voltage LOW	V_{OL}			0.2	V	



3. AC Characteristics

Master clock wave diagram




Input clock square waveform specifications:

Item	Symbol	Min.	Тур.	max	unit
Frequency	f_{SCK}	6	24	27	MHz
jitter (period, peak-to-peak)	T_{jitter}			600	ps
Rise Time	$f_{ m RISE}$	1		15	ns
Fall Time	f_{FALL}	1		15	ns
Duty Cycle	$f_{ m DUTY}$	40		60	%
Input Leakage	$f_{ m ILEAK}$	-10		10	μΑ




4. Block Diagram





5. COB Package

5.1 Pin Diagram (COB)




Top View

*Die size: 3950 x 3073µm (without scribe line)

Scribe line: 80um

*Thickness of die (wafer):150±10µm





5.2 Pin Descriptions


Pin	X(Pos)	Y(Pos)	Name	Pin Type	Description
1	54	2901.5	AVDD28	Power	Main power supply pin:2.7~3.0V, Please connect 2.2μF capacitor to analog ground
2	54	2691.5	AGND	Ground	Ground for analog
3	54	2481.5	NC	/	/
4	54	2271.5	NC	/	1
5	54	2061.5	VRSG	Power	Internal power supply, please connect 1µF capacitor to analog ground.
6	54	1851.5	VOTP	Power	For OTP power supply: 6.5V
7	54	1641.5	VREF	Power	Internal power supply, please connect 1µF capacitor to analog ground.
8	54	1431.5	VTX	Power	Internal power supply, please connect 1µF capacitor to analog ground.
9	54	1221.5	IOVDD	Power	Power supply for I/O circuits: 1.7~1.9V,Please connect 1μF capacitor to digital ground.
10	54	1011.5	RESETB	I/O	Chip reset control: 0: chip reset 1: normal work
11	54	801.5	PWDN	I/O	Sensor power down control: 1: normal work
12	54	591.5	FSYNC	I/O	Frame sync
13	54	381.5	SBDA	Output	Two-wire serial bus, data
14	54	171.5	DGND	Ground	Ground for digital
15	3896	171.5	DVDD12	POWER	Digital power supply pin: 1.15~1.25V, please connect 1μF capacitor to digital ground.
16	3896	381.5	DGND	Ground	Ground for digital
17	3896	591.5	SBCL	Output	Two-wire serial bus, clock
18	3896	801.5	MDN1	Output	MIPI data <1> (-)
19	3896	1011.5	MDP1	Output	MIPI data <1> (+)
20	3896	1221.5	MCN	Output	MIPI clock (-)



21	3896	1431.5	MCP	Output	MIPI clock (+)
22	3896	1641.5	DVDD12	Power	Digital power supply pin: 1.15~1.25V, please connect 1μF capacitor to digital ground.
23	3896	1851.5	MDN0	Output	MIPI data <0> (-)
24	3896	2061.5	MDP0	Output	MIPI data <0> (+)
25	3896	2271.5	DGND	Ground	Ground for digital
26	3896	2481.5	DVDD12	Power	Digital power supply pin: 1.15~1.25V, please connect 1μF capacitor to digital ground.
27	3896	2691.5	DVDD12	Power	Digital power supply pin: 1.15~1.25V, please connect 1μF capacitor to digital ground.
28	3896	2901.5	INCLK	Input	Sensor input clock

5.3 Reference circuit design


▲ MIPI 2 lane





6. Optical Specifications


6.1 Optical Center (unit: μm)



Top View

6.2 Readout Position

The GC5025 default status is readout from the lower left corner with pin 1 located in the upper left corner. The image is inverted vertically and horizontally by the lens, so mirrored image output results when Pin 1 is located in the upper left corner.






Readout direction can be set by the registers.


Function	Register Address	Register Value	First Pixel
Normal	P0:0x17[1:0]	00	Gr
Horizontal mirror	P0:0x17[1:0]	01	R
Vertical Flip	P0:0x17[1:0]	10	В
Horizontal Mirror and	P0:0x17[1:0]	11	Gb
Vertical Flip	[0.031/[1.0]	11	Ου



Horizontal Mirror










Vertical Flip



6.3 Pixel Array



Pixel array is covered by Bayer pattern color filters. The primary color BG/GR array is arranged in line-alternating way.

If no flip in column, column is read out from 0 to 2591. If flip in column, column is read out from 2591 to 0.

If no flip in row, row is read out from 0 to 1943. If flip in row, row is read out from 1943to 0.



6.4 Lens Chief Ray Angle (CRA)





Image Height (%)	Image Height (mm)	CRA (degree)
00	0.0000	0.00
10	0.1814	4.94
20	0.3629	9.89
30	0.5443	14.74
40	0.7258	19.30
50	0.9072	23.35
60	1.0886	26.68
70	1.2701	29.12
80	1.4515	30.56
90	1.6330	30.98
100	1.8144	30.48



6.5 Color Filter Spectral Characteristics

The optical spectrum of color filters is shown below:





7. Two-wire Serial Bus Communication


GC5025 Device Address:

Serial bus write address = 0x6e Serial bus read address = 0x6f

7.1 Protocol

The host must perform the role of a communications master and GC5025 acts as either a slave receiver or transmitter. The master must do

- ◆ Generate the **Start(S)/Stop(P)** condition
- Provide the serial clock on **SBCL**.



Single Register Writing:

,	8	8-~	g .									
S	6EH	A	Register Addre	ess A	Da	ıta A	P					
In	creme	ntal	Register Writing	ng:								
S	6EH	A	Register Addre	ess A	Da	ta(1)	Α		Data	(N)	A	P
Si	ngle Ro	egist	ter Reading:									
S	6EH	A	Register Addre	ess A	S	6FH	A	Data	NA	P		
No	otes:											

From master to slave

From slave to master

S: Start condition P: Stop condition


A: Acknowledge bit **NA:** No acknowledge

Register Address: Sensor register address

Data: Sensor register value



7.2 Serial Bus Timing




Parameter	Symbol	Min.	Typ.	Max.	Unit
SBCL clock frequency	F_{scl}	0		400	KHz
Bus free time between a stop and a start	t_{buf}	1.3			μs
Hold time for a repeated start	t _{hd;sta}	0.6		-	μs
LOW period of SBCL	t_{low}	1.3	-		μs
HIGH period of SBCL	t _{high}	0.6]	μs
Set-up time for a repeated start	t _{su;sta}	0.6	J		ns
Data hold time	t _{hd;dat}	0		0.9	ns
Data Set-up time	t _{su;dat}	100			ns
Rise time of SBCL, SBDA	t _r			300	ns
Fall time of SBCL, SBDA	$t_{\rm f}$			300	ns
Set-up time for a stop	t _{su;sto}	0.6			μs
Capacitive load of bus line (SBCL, SBDA)	C_b				pf



8. Applications

8.1 Clock lane low-power



Notice:

- Clock must be reliable during high speed transmission and mode-switching.
- ◆ Clock can go to LP only if data lanes are in LP (and nothing relies on it).
- ◆ In Low-Power data lanes are conceptually asynchronous (independent of the high speed clock).

T_{CLK} HS PREPARE: setting by Register P3: 0x22

T_{CLK ZERO}: setting by Register P3: 0x23


T_{CLK_PRE}: setting by Register P3: 0x24

T_{CLK_POST}: setting by Register P3: 0x25

T_{CLK_TRAIL}: setting by Register P3: 0x26



8.2 Data Burst



Notice:

- ◆ Clock keeps running and samples data lanes (except for lanes in LPS).
- ◆ Unambiguous leader and trailer sequences required to distill real bits.
- ◆ Trailer is removed inside PHY (a few bytes).
- ◆ Time-out to ignore line values during line state transition.

T_{LPX}: setting by Register P3: 0x21

T_{HS PREPARE}: setting by Register P3: 0x29

T_{HS ZERO}: setting by Register P3: 0x2a


T_{HS_TRAIL}: setting by Register P3: 0x2b

T_{HS_EXIT}: setting by Register P3: 0x27



9. Power On/Off Sequence


9.1 Power On Sequence



Parameter	Description	Min.	Max.	Unit
t0	IOVDD rising time	50		μs
t1	From IOVDD to DVDD12	0		μs
t2	DVDD12 rising time	50		μs
t3	From DVDD12 to AVDD28	0		μs
t4	AVDD28 rising time	50		μs
t5	From AVDD28 to MCLK applied	0		μs
t6	From MCLK applied to Sensor enable	0		μs
t7	From PWDN pull high to RESET pull high	0		μs
t8	From Power on to SCCB works	25		mclk
SCCB	Frequency		400	KHz




9.2 Power Off Sequence



Parameter	Description	Min.	Max.	Unit
t1	From DVDD12 to IOVDD power down	0	K	μs
t2	From AVDD28 to DVDD12 power down	0		μs
t3	From MCLK disable to sensor AVDD28 power down	0		μs
t4	From sensor disable to RESET pull low	0		μs
t5	From sensor RESET pull low to MCLK disable	0		μs

- Recommended power on/off sequence is above.
- ➤ If the sensor's power cannot be cut off, please keep power supply, then set PWDN pin high. It will make sensor standby

9.3 Standby Sequence



Parameter	Description	Min.	Max.	Unit
t1	From sensor disable to RESETB pull low(if	0		us
	possible)			

Register should be reload before works.



10. Register List

System Register

Address	Name	Width	Default	R/W	Description
			Value		
0xf0	Sensor_ID_hig	8	0x50	RO	Chip ID high
0xf1	Sensor_ID_low	8	0x25	RO	Chip ID low
0xf2	I2C_open_enap	2	0x00	RW	[5] I2C_open_ena
	wd_dn				[4] pwd_dn
					0: pulldown
					1: not pull
0xf3	ОТР	8	0x00	WR	[7] read speed up
					[6] OTP_write WO
					[5] OTP_read WO
					[4] write speed up
					[3] OTP_acc_mode
					[2:0] OTP write interval
0xf7	PLL_mode1	4	0x00	RW	[3] scale_mode(dvpmode)
					[2] freq div2 switch delay mode, (need
				1	vs_st>0x10)
					[1] div2en
					[0] pll_en
0xf8	PLL_mode2	8	0x00	RW	[7:6] NA
					[5:0] divx4 eg:mclk 24 divx4=8 so
					pllclk_nodiv=24*8*4=768 for mipi
					pllclk=pllclk_nodiv/4=768/4=192
0xf9	analog_pwc	8	0x01	RW	[7:1] NA
					[0] apwd Not wether which will cause
					suicide
0xfa	clk_div_mode	8	0x00	RW	[7] div2 enable
					[6] close div2_frame mode
					[5] wpllclk_sel
					[4] mdclk_en
					[3] NA
					[2] NA
					[1] div2
0.0	10 - 1 - 1 - 1	0	0.74	DW	[0] div 1
0xfb	I2c_device_id	8	0x74	RW	[7:1] I2C device id: 6e
0.0	1	0	0.00	DW	[0] NA
0xfc	cm_mode	8	0x00	RW	[7] regf clk enable
					[6] sys_rclk sel



					[5] div2_mode
					[4] NA
					[3] isp all clock enable
					[2] serial clk enable
					[1] re_lock_pll
					[0] not_use_pll
0xfd	regf_buf_mode	5	0x00	RW	[4] cen_mode
					[3] buf_en
					[2] regf_buf_clk_en
					[1:0] sel_flag
					1: buf2
					0: bufl
0xfe	Reset related	8	0x00	RW	[7] soft_reset
					[6] cm_reset
					[5] mipi_reset
					[4] CISCTL_reset_n
					[2:0] page_select

Analog & CISCTL

Address	Name	Width	Default	R/W	Description
			Value		
P0:0x03	exp_in_high	6	0x00	RW	[5:0] exp_in[13:8]
P0:0x04	exp_in_low	8	0x10	RW	exp_in[7:0]
P0:0x05	HB_high	4	0x02	RW	[3:0] HB[11:8]
P0:0x06	HB_low	8	0x30	RW	HB[7:0]
P0:0x07	VB_high	5	0x00	RW	[4:0] VB[12:8]
P0:0x08	VB_low	8	0x10	RW	VB[7:0]
P0:0x09	Row_start_high	3	0x00	RW	[2:0] row_start[10:8]
P0:0x0a	Row_start_low	8	0x00	RW	Row_start[7:0]
P0:0x0b	Col_start_high	4	0x00	RW	[3:0]col_start[11:8]
P0:0x0c	Col_start_low	7	0x00	RW	[7:1] Col_start[7:1]
P0:0x0d	win_height_hig	3	0x07	RW	[2:0] Win_height[10:8]
	h				
P0:0x0e	win_height_low	8	0xe0	RW	Win_height[7:0]
P0:0x0f	win_width_high	4	0x05	RW	[3:0] Win_ width[11:8]
P0:0x10	win_width_low	7	0x20	RW	[7:1] win_width[7:1]
P0:0x13	Vs_st	8	0x15	RW	[7:0] Vs_st
P0:0x14	Vs_et	8	0x02	RW	[7:0] Vs_et
P0:0x17	CISCTL_mode1	8	0xc0	RW	[7:2] reserved
					[1] updown
					[0] mirror



P1:0xa8	Strobe_request,	8	0x32	RW	[7] strobe_request
	Strobe_ack		0A32		[6] strobe_ack, ready_only
	Strobe_mode				[5] delay ack
					[4] led always on
					[3] whole frame
					[2] whole vb
					[1] enable
					[0] 0: Xenon
					1: LED
P1:0xa9	Strobe_start_ro	8	0x00	RW	Strobe_start_row
	W				
P1:0xaa	Strobe_lasts_ro	8	0x04	RW	Strobe_lasts_row[7:0]
	w[7:0]				
P1:0xab	Strobe_lasts_ro	6	0x00	RW	[5:0] Strobe_lasts_row[13:8]
	w[13:8]				
P1:0xac	Strobe_start_fra	8	0x30	RW	[7:4] Strobe_start_frame
	me,				[3:0] Strobe_skip_frame
	Strobe_skip_fra				
	me				
P1:0xad	Strobe_luma_th	8	0x40	RW	[7:0] strobe_luma_th
P1:0xae	Strobe_mode2	4	0x00	RW	[3] out en
					[2] request_neg_mode
					[1] env_adaptive_mode
					[0] request_D_mode

CSI/PHY1.0

Address	Name	Width	Default	R/W	Description
			Value		
P3:0x01	DPHY_analog_	8	0x00	RW	[7] disable_set[1]
	mode1				[6:5] elketr
					[4] NA
					[3] disable_set[0]
					[2] dphy_lane1_en
					[1] dphy_lane0_en
					[0] dphy_clk_en
P3:0x02	DPHY_analog_	8	0x00	RW	[7:6] data1ctr
	mode2				[5:4] data0ctr
					[3] NA
					[2:0] mipi_diff
P3:0x03	DPHY_analog_	8	0x00	RW	[7] clklane_p2s_sel



	modo?				161 NA
	mode3				[6] NA
					[5] data1delay1s
					[4] data0delay1s
					[3] clk_delay1s
					[2] mipi_en
					[1:0] clkhs_ph
P3:0x04	FIFO_prog_full	8	0x08	RW	[7:0] FIFO_prog_full_level[7:0]
	_level[7:0]				
P3:0x05	FIFO_prog_full	4	0x00	RW	[7:4] NA
	_level[11:8]				[3:0] FIFO_prog_full_level[11:8]
P3:0x06	FIFO_mode	8	0x00	RW	[7] NA
					[6] RF2 32X32 cen
					[5] mipi write gate mode
					[4] FIFO_rst_mode
					[3] RAW10_bit_swicth_mode
					[2] NA
					[1] write fifo gate mode
					[0] read fifo gate mode
P3:0x11	LDI set	8	0x2b	RW	RAW8: 0x2a RAW10: 0x2b
1	 LWC_set[7:0]	8	0xa8		Raw8: 2592
P3:0x13	LWC_set[15:8]	8	0x0c		Raw10: 2592x5/4
P3:0x14	SYNC_set	8	0xb8		SYNC set
P3:0x15	DPHY mode	8	0x10		[7] NA
					[6] freq_div2 MIPI para invar
					[5] DATA lane gate mode
					[4] all lane open mode
					[3:2] switch_msb_mode
					[1:0] clklane mode
P3:0x16	I P set	8	0x29	RW	[7:6] hi-z
1 3.0310	L1 _5Ct	O	0347	17.44	[5:4] use define
					[3:2] 1
D2 0 10	DDIN:		0.00	P	[1:0] 0
P3:0x18	DPHY_analog_	8	0x00	RW	[7:4] mp_reserve
	mode4				[3:2] data0hs_ph
					[1:0] data1hs_ph
P3:0x1b	Fifo2_prog_full	6	0x0c	RW	[5:0] Fifo2_prog_full_level
	_level				
P3:0x1c	Fifo2_push_pro	6	0x10	RW	[5:0] Fifo2_push_prog_full_level
	g_full_level				
P3:0x1d	Sram_test_mod	4	0x02	RW	[3] 1:write_fifo_gate mode
	e				[2] 1:read_fifo_gate mode
					[1] 1:sram gate



					[0] sram test mode
P3:0x20	T init set	8	0x80	RW	Timing of initial setting, more than 100 us
					<u> </u>
P3:0x21	T_LPX_set	8	0x10 0x05		Timing of LP setting, more than 50ns
P3:0x22	T_CLK_HS_PR	8	0x03	RW	Timing of COCLK HS PREPARE setting,
D2.0.22	EPARE_set	0	0.20	DW	38ns ~95ns LP00
P3:0x23	T_CLK_zero_se	8	0x30	RW	Timing of COCLK HS zero setting, more than 300ns
D2.024	T CLV DDE -	8	002	DW	
P3:0x24	T_CLK_PRE_s	δ	0x02	RW	Timing of COCLK HS PRE of Data setting,
D2.025	et CLV DOCT	8	010	DW	more than 8UI
P3:0x25	T_CLK_POST_	δ	0x10	RW	Timing of COCLK HS Post of Data setting,
D2.0.26	set	0	0.00	DW	60ns +52UI
P3:0x26	T_CLK_TRAIL	8	0x08	RW	Timing of COCLK tail setting, 60ns
D2.0.27	set	0	0.10	DW	Tiring CHG in the state of 100
P3:0x27	T_HS_exit_set	8	0x10		Timing of HS exit setting, more than 100ns
P3:0x28	T_wakeup_set	8	0xa0		Timing of wakeup setting, 1ms
P3:0x29	T_HS_PREPAR	8	0x06	RW	Timing of data HS PREPARE setting,
D2 0 2	E_set	0		DIV	45+4UI~85+5UI
-	T_HS_Zero_set	8	0x0a		Timing of data HS zero setting, 140ns
P3:0x2b	T_HS_TRAIL_	8	0x08	RW	Timing of data HS trail setting, 60ns
	set	_		K	
P3:0x30	MIPI_test	2	0x00	RW	[7:2] NA
					[1:0] MIPI_test
					[1] clk
					[0] data
P3:0x31	MIPI_test_data0		0x96		MIPI_test_data0
				DIII	
-	MIPI_test_data1		0x3a		MIPI_test_data1
+	MIPI_test_data1 MIPI_test_data2		0x3a 0x87		MIPI_test_data1 MIPI_test_data2
-	MIPI_test_data2 MIPI_test_data3	8		RW	
P3:0x33	MIPI_test_data2	8	0x87	RW RW	MIPI_test_data2
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error [1] clear_fifo1_full [0] clear_fifo1_error R:
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error [1] clear_fifo1_full [0] clear_fifo1_error R: [3] fifo_pop_error_valid
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error [1] clear_fifo1_full [0] clear_fifo1_error R: [3] fifo_pop_error_valid [2] fifo_push_error_valid
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error [1] clear_fifo1_full [0] clear_fifo1_error R: [3] fifo_pop_error_valid [2] fifo_push_error_valid [1] fifo1_full_valid
P3:0x33 P3:0x34	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error [1] clear_fifo1_full [0] clear_fifo1_error R: [3] fifo_pop_error_valid [2] fifo_push_error_valid
P3:0x33 P3:0x34 P0:0x3e	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full	8	0x87 0xb5	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error [1] clear_fifo1_full [0] clear_fifo1_error R: [3] fifo_pop_error_valid [2] fifo_push_error_valid [1] fifo1_full_valid
P3:0x33 P3:0x34 P0:0x3e	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full fifo1_error	8 8 4	0x87 0xb5 0x00	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error [1] clear_fifo1_full [0] clear_fifo1_error R: [3] fifo_pop_error_valid [2] fifo_push_error_valid [1] fifo1_full_valid [0] fifo1_error_valid [7] LaneEna [6] NA
P3:0x33 P3:0x34 P0:0x3e	MIPI_test_data2 MIPI_test_data3 fifo_pop_error fifo_push_error fif01_full fifo1_error	8 8 4	0x87 0xb5 0x00	RW RW	MIPI_test_data2 MIPI_test_data3 W: [3] clear_fifo_pop_error [2] clear_fifo_push_error [1] clear_fifo1_full [0] clear_fifo1_error R: [3] fifo_pop_error_valid [2] fifo_push_error_valid [1] fifo1_full_valid [0] fifo1_error_valid [7] LaneEna



		[3] NA
		[2] RAW8_mode
		[1] line_sunc_mode
		[0] DoubleLane_en

ISP Related

Address	Name	Width	Default	R/W	Description
			Value		
P0:0x90	win_mode	1	0x01	RW	[7:1] NA
					[0] crop out win mode
P0:0x91	Crop_win_y1_h	3	0x00	RW	[7:3] NA
	igh				[2:0] Crop _win_y1[10:8]
P0:0x92	Crop_win_y1_l	8	0x00	RW	Crop _win_y1[7:0]
	ow				
P0:0x93	Crop_win_x1_h	4	0x00	RW	[7:4] NA
	igh				[3:0] Crop _win_x1[11:8]
P0:0x94	Crop_win_x1_1	8	0x00	RW	Crop_win_x1[7:0]
	ow				
P0:0x95	out_win_height	3	0x07	RW	[7:3] NA
	_high				[2:0] Out window height[10:8]
P0:0x96	out_win_height	8	0x98	RW	Out window height[7:0]
	low				
P0:0x97	out_win_width_	4	0x0a	RW	[7:4] NA
	high				[3:0] Out window width[11:8]
P0:0x98	out_win_width_	8	0x20	RW	Out window width[7:0]
	low				

BLK					
Address	Name	Width	Default	R/W	Description
			Value		
P0:0x40	Blk_mode1	8	0x23	RW	[7:2] reserved
					[1] dark_current_en
					[0] offset_en
P0:0x45	manual_G1_odd	6	0x00	RW	manual_G1_odd_offset
	_offset				S5
P0:0x46	manual_R1_odd	6	0x00	RW	manual_R1_odd_offset
	_offset				S5
P0:0x47	manual_B2_odd	6	0x00	RW	manual_B2_odd_offset
	_offset				S5



P0:0x48	manual_G2_odd	6	0x00	RW	manual_G2_odd_offset
	_offset				S5
P0:0x60	offset_ratio	8	0x00	RW	offset_ratio ,1.7
P0:0x61	dark_current_rat	8	0x80	RW	dark_current_ratio ,1.7
	io				

GLOBAL/PRE/POSTGAIN

Address	Name	Width	Default	R/W	Description
Audicss	Name	Width	Value	10, 44	Description
P0:0xb0	Global_gain	8	0x40	RW	Global gain
P0:0xb1	Auto_pregain_h igh	4	0x01	RW	[3:0] Auto_pregain[9:6] 100->1x
P0:0xb2	Auto_pregain_l ow	6	0x00	RW	[7:2] Auto_pregain[5:0]
P0:0xb6	Gain_code	4	0x00	RW	[7:4] NA [3:0] Gain_code
P0:0xb7	buf_freq_div2	1	0x00	RW	[7:1] NA [0] freq_div2
P0:0xc6	Channel_gain_ G1_odd[10:3]	8	0x80	RW	[7:0] Channel_gain_G1_odd[10:3]
P0:0xc7	Channel_gain_ R1_odd[10:3]	8	0x80	RW	[7:0] Channel_gain_R1_odd[10:3]
P0:0xc8	Channel_gain_ B2_odd[10:3]	8	0x80	RW	[7:0] Channel_gain_B2_odd[10:3]
P0:0xc9	Channel_gain_ G2_odd[10:3]	8	0x80	RW	[7:0] Channel_gain_G2_odd[10:3]
P0:0xc4	Channel_gain_ G1_odd[2:0]	8	0x00	RW	[6:4] Channel_gain_G1_odd[2:0] [2:0] Channel_gain_R1_odd[2:0]
	Channel_gain_ R1 odd[2:0]				
P0:0xc5	Channel_gain_	8	0x00	RW	[6:4] Channel_gain_B2_odd[2:0]
	B2_odd[2:0]				[2:0] Channel_gain_G2_odd[2:0]
	Channel_gain_ G2_odd[2:0]				