

# 512 Kbit (64Kb x8, Bulk Erase) Flash Memory

- 5V ±10% SUPPLY VOLTAGE
- 12V PROGRAMMING VOLTAGE
- FAST ACCESS TIME 90ns
- BYTE PROGRAMING TIME 10µs typical
- ELECTRICAL CHIP ERASE in 1s RANGE
- LOW POWER CONSUMPTION
  - Stand-by Current 5µA typical
- 10,000 ERASE/PROGRAM CYCLES
- INTEGRATED ERASE/PROGRAM-STOP TIMER
- 20 YEARS DATA RETENTION
  - Defectivity below 1ppm/year
- ELECTRONIC SIGNATURE
  - Manufacturer Code 20h
  - Device Code 02h




Figure 1. Logic Diagram

### **DESCRIPTION**

The M28F512 Flash memory is a non-volatile memory that may be erased electrically at the chip level and programmed by byte. It is organised as 64 Kbytes of 8 bits. It uses a command register architecture to select the operating modes and thus provides a simple microprocessor interface. The device is offered in PDIP32 and PLCC32 packages

Table 1. Signal Names

	,
A0-A15	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
Ē	Chip Enable
G	Output Enable
w	Write Enable
$V_{PP}$	Program Supply
Vcc	Supply Voltage
V <sub>SS</sub>	Ground






Figure 2A. DIP Pin Connections



Warning: NC = Not Connected

Figure 2B. LCC Pin Connections



Warning: NC = Not Connected

**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit	
T <sub>A</sub>	Ambient Operating Temperature (4)	-40 to 125	°C	
T <sub>BIAS</sub>	Temperature Under Bras	-50 to 125	°C	
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C	
V <sub>IO</sub> (2, 3)	Input or Output Voltages	-0 6 to V <sub>CC</sub> + 0 5	V	
Vcc	Supply Voltage	–0 6 to 7	V	
V <sub>(A9, RP)</sub> (2)	A9, RP Voltage	-0 6 to 13 5	V	
V <sub>PP</sub> (2)	Program Supply Voltage, during Erase or Programming	-0 6 to 14	V	

Notes 1 Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Minimum Voltage may undershoot to -2V during transition and for less than 20ns
 Maximum Voltage may overshoot to 7V during transition and for less than 20ns

4 Depends on range

## **DEVICE OPERATION**

The M28F512 Flash memory employs a technology similar to a 512Kb EPROM but adds to the device functionality by providing electrical erasure and programming. These functions are managed by a command register. The functions that are addressed via the command register depend on

the voltage applied to the  $V_{PP}$ , program voltage, input When  $V_{PP}$  is less than or equal to 6 5V, the command register is disabled and M28F512 functions as a read only memory providing operating modes similar to an EPROM (Read, Output Disable, Electronic Signature Read and Standby) When  $V_{PP}$  is raised to 12V the command register is enabled and this provides, in addition, Erase and Program operations

Table 3. Operations (1)

	V <sub>PP</sub>	Operation	Ē	G	w	<b>A</b> 9	DQ0 - DQ7
Read Only	V <sub>PPL</sub>	Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	A9	Data Output
		Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	Hı-Z
		Standby	VIH	Х	X	X	Hı-Z
		Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Codes
Read/Write (2)	$V_{PPH}$	Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>iH</sub>	A9	Data Output
		Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub> Pulse	<b>A</b> 9	Data Input
		Output Disable	VIL	V <sub>IH</sub>	V <sub>IH</sub>	Х	Hı-Z
		Standby	V <sub>IH</sub>	X	Х	Х	Hı-Z

Notes: 1 X = VIL or VIH

2 Refer also to the Command Table

Table 4. Electronic Signature

Identifier	<b>A</b> 0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	Hex Data
Manufacturer's Code	V <sub>IL</sub>	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	0	0	0	0	0	1	1	1	02h

## READ ONLY MODES, $V_{PP} \le 6.5 V$

For all Read Only Modes, except Standby Mode, the Write Enable input  $\overline{W}$  should be High. In the Standby Mode this input is don't care

**Read Mode** The M28F512 has two enable inputs,  $\overline{\mathbb{E}}$  and  $\overline{\mathbb{G}}$ , both of which must be Low in order to output data from the memory. The Chip Enable ( $\overline{\mathbb{E}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\mathbb{G}}$ ) is the output control and should be used to gate data on to the output, independant of the device selection.

**Standby Mode.** In the Standby Mode the maximum supply current is reduced to  $100\mu A$  The device is placed in the Standby Mode by applying a High to the Chip Enable  $(\overline{E})$  input When in the Standby Mode the outputs are in a high impedance state, independant of the Output Enable  $(\overline{G})$  input

Output Disable Mode When the Output Enable  $(\overline{G})$  is High the outputs are in a high impedance state

**Electronic Signature Mode.** This mode allows the read out of two binary codes from the device which identify the manufacturer and device type. This mode is intended for use by programming equip-

ment to automatically select the correct erase and programming algorithms. The Electronic Signature Mode is active when a high voltage (11 5V to 13V) is applied to address line A9 with E and G Low With A0 Low the output data is the manufacturer code, when A0 is High the output is the device type code All other address lines should be maintained Low while reading the codes. The electronic signature may also be accessed in Read/Write modes.

### READ/WRITE MODES, 11.4V ≤ V<sub>PP</sub> ≤ 12.6V

When Vpp is High both read and write operations may be performed. These are defined by the contents of an internal command register. Commands may be written to this register to set-up and execute, Erase, Erase Verify, Program, Program Verify and Reset modes. Each of these modes needs 2 cycles. Every mode starts with a write operation to set-up the command, this is followed by either read or write operations. The device expects the first cycle to be a write operation and does not corrupt data at any location in memory. Read mode is set-up with one cycle only and may be followed by any number of read operations to output data. Electronic Signature Read mode is set-up with one

Table 5. Commands (1)

Command	Cycles		1st Cycle			2nd Cycle	
	7,0.00	Operation	A0-A16	DQ0-DQ7	Operation	A0-A16	DQ0-DQ7
Read	1	Write	Х	00h			
Electronic	2	Write X		90h	Read	00000h	20h
Signature		VVIIIG	^	9011	Read	00001h	02h
Setup Erase/	2	Write	Х	20h			
Erase					Write	X	20h
Erase Verify	2	Write	A0-A16	0A0h	Read	х	Data Output
Setup Program/	2	Write	Х	40h			
Program			-		Write	A0-A16	Data Input
Program Verify	2	Write	Х	0C0h	Read	X	Data Output
Reset	2	Write	Х	0FFh	Write	Х	0FFh

Note 1  $X = V_{IL}$  or  $V_{IH}$ 

### READ/WRITE MODES (cont'd)

cycle and followed by a read cycle to output the manufacturer or device codes

Awrite to the command register is made by bringing  $\overline{W}$  Low while  $\overline{E}$  is Low. The falling edge of  $\overline{W}$  latches Addresses, while the rising edge latches Data, which are used for those commands that require address inputs, command input or provide data output

The supply voltage  $V_{CC}$  and the program voltage VPP can be applied in any order. When the device is powered up or when VPP is  $\leq 6$  5V the contents of the command register default to 00h, thus automatically setting-up Read operations. In addition a specific command may be used to set the command register to 00h for reading the memory.

The system designer may choose to provide a constant high  $V_{PP}$  and use the register commands for all operations, or to switch the  $V_{PP}$  from low to high only when needing to erase or program the memory All command register access is inhibited when  $V_{CC}$  falls below the Erase/Write Lockout Voltage ( $V_{LKO}$ ) of 2 5V

If the device is deselected during Erasure, Programming or Verification it will draw active supply currents until the operations are terminated

The device is protected against stress caused by long erase or program times. If the end of Erase or Programming operations are not terminated by a Verify cycle within a maximum time permitted, an internal stop timer automatically stops the operation. The device remains in an inactive state, ready to start a Verify or Reset Mode operation.

**Read Mode.** The Read Mode is the default at power up or may be set-up by writing 00h to the command register. Subsequent read operations output data from the memory The memory remains in the Read Mode until a new command is written to the command register

Electronic Signature Mode. In order to select the correct erase and programming algorithms for onboard programming, the manufacturer and devices code may be read directly. It is not neccessary to apply a high voltage to A9 when using the command register. The Electronic Signature Mode is set-up by writing 90h to the command register. The following read cycle, with address inputs 00000h or 00001h, output the manufacturer or device type

**Table 6. AC Measurement Conditions** 

Input Rise and Fall Times	≤ 10ns
Input Pulse Voltages	0 45V to 2 4V
Input and Output Timing Ref Voltages	0 8V to 2V

Note that Output Hi-Z is defined as the point where data is no longer driven

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 7. Capacitance (1)  $(T_A = 25 \, ^{\circ}C, f = 1 \, \text{MHz})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V		6	pF
Cout	Output Capacitance	Vour = 0V		12	pF

Note. 1 Sampled only, not 100% test ed

codes The command is terminated by writing another valid command to the command register (for example Reset).

Erase and Erase Verify Modes. The memory is erased by first Programming all bytes to 00h, the Erase command then erases them to 0FFh. The Erase Verify command is then used to read the memory byte-by-byte for a content of 0FFh. The Erase Mode is set-up by writing 20h to the command register. The write cycle is then repeated to start the erase operation. Erasure starts on the rising edge of  $\overline{W}$  during this second cycle. Erase is followed by an Erase Verify which reads an addressed byte

Erase Verify Mode is set-up by writing 0A0h to the command register and at the same time supplying

the address of the byte to be verified. The rising edge of  $\overline{W}$  during the set-up of the first Erase Verify Mode stops the Erase operation. The following read cycle is made with an internally generated margin voltage applied, reading 0FFh indicates that all bits of the addressed byte are fully erased. The whole contents of the memory are verified by repeating the Erase Verify Operation, first writing the set-up code 0A0h with the address of the byte to be verified and then reading the byte contents in a second read cycle.

As the Erase algorithm flow chart shows, when the data read during Erase Verify is not 0FFh, another Erase operation is performed and verification continues from the address of the last verified byte. The command is terminated by writing another valid

Table 8. DC Characteristics (T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C,  $V_{CC}$  = 5V  $\pm$  5% or 5V  $\pm$  10%)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μА
lo	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μΑ
lcc	Supply Current (Read)	$\overline{E} = V_{IL}, f = 6MHz$		30	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	E = V <sub>IH</sub>		1	mA
1001	Supply Current (Standby) CMOS	$\overline{E} = V_{CC} \pm 0.2V$		100	μА
I <sub>CC2</sub> <sup>(1)</sup>	Supply Current (Programming)	During Programming		10	mA
I <sub>CC3</sub> <sup>(1)</sup>	Supply Current (Program Verify)	During Verify		10	mA
I <sub>CC4</sub> <sup>(1)</sup>	Supply Current (Erase)	During Erasure		10	mA
lcc5 <sup>(1)</sup>	Supply Current (Erase Verify)	During Erase Verify		10	mA
ILPP	Program Leakage Current	V <sub>PP</sub> ≤ V <sub>CC</sub>		±10	μА
l <sub>PP</sub>	Program Current (Read or	V <sub>PP</sub> > V <sub>CC</sub>		200	μΑ
	Standby)	V <sub>PP</sub> ≤ V <sub>CC</sub>		±10	μА
l <sub>PP1</sub> <sup>(1)</sup>	Program Current (Programming)	V <sub>PP</sub> = V <sub>PPH</sub> , During Programming		15	mA
I <sub>PP2</sub> <sup>(1)</sup>	Program Current (Program Verify)	V <sub>PP</sub> = V <sub>PPH</sub> , During Verify		5	mA
I <sub>PP3</sub> <sup>(1)</sup>	Program Current (Erase)	V <sub>PP</sub> = V <sub>PPH</sub> , During Erase		15	mA
I <sub>PP4</sub> <sup>(1)</sup>	Program Current (Erase Verify)	V <sub>PP</sub> = V <sub>PPH</sub> , Dunng Erase Venty		5	mA
V <sub>IL</sub>	Input Low Voltage		-05	0.8	٧
V <sub>IH</sub>	Input High Voltage TTL		2	V <sub>CC</sub> + 0.5	V
	Input High Voltage CMOS		0 7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 5 8mA (grade 1)		0 45	٧
		I <sub>OL</sub> = 2 1mA (grade 6)		0 45	V
	Output High Voltage CMOS	I <sub>OH</sub> = -100μA	4 1		٧
V <sub>OH</sub>		I <sub>OH</sub> = -2 5mA	0 85 V <sub>CC</sub>	_	٧
	Output High Voltage TTL	I <sub>OH</sub> = −2 5mA	24		٧
V <sub>PPL</sub>	Program Voltage (Read Operations)		0	65	٧
$V_{PPH}$	Program Voltage (Read/Write Operations)		11 4	12 6	v
V <sub>ID</sub>	A9 Voltage (Electronic Signature)		11 5	13	v
l <sub>ID</sub> <sup>(1)</sup>	A9 Current (Electronic Signature)	A9 = V <sub>ID</sub>		200	μА
V <sub>LKO</sub>	Supply Voltage, Erase/Program Lock-out		2 5		v

Note: 1 Not 100% tested Characterisation Data available

Table 9A. Read Only Mode AC Characteristics (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C,  $V_{CC}$  = 5V  $\pm$  5% or 5V  $\pm$  10%, 0V  $\leq$   $V_{PP}$   $\leq$  6 5V)

						M28	F512			
Symbol	Alt	Parameter	Test Condition		90	-10		-12		11
9,111,001		l	rest condition		dard rface		idard rface		idard rface	Unit
	L			Mın	Max	Mın	Max	Mın	Max	1
twHGL		Write Enable High to Output Enable Low		6	-	6		6	-	μS
tavav	t <sub>RC</sub>	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	90		100		120		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		90		100		120	ns
t <sub>ELQX</sub> (1)	tız	Chip Enable Low to Output Transition	G = V <sub>IL</sub>	0		0		0		ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	G = V <sub>IL</sub>		90		100		120	ns
t <sub>GLQX</sub> (1)	t <sub>OLZ</sub>	Output Enable Low to Output Transition	E = V <sub>IL</sub>	0		0		0		ns
tGLQV	toE	Output Enable Low to Output Valid	E = V <sub>IL</sub>		35		45		50	ns
t <sub>EHQZ</sub> (1)		Chip Enable High to Output Hi-Z	G = V <sub>IL</sub>	0	45	0	45	0	55	ns
t <sub>GHQZ</sub> <sup>(1)</sup>	toF	Output Enable High to Output Hi-Z	E = V <sub>IL</sub>	0	30	0	30	0	30	ns
taxax	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns

Note: 1 Sampled only, not 100% tested

Table 9B. Read Only Mode AC Characteristics (TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C,  $V_{CC}$  = 5V  $\pm$  5% or 5V  $\pm$  10%, 0V  $\leq$   $V_{PP}$   $\leq$  6 5V)

					M28	F512			
Symbol	Alt	Parameter	Test Condition	-15 Standard Interface		-20 Standard Interface		1	
-,		i arameter	lest condition					Unit	
				Mın	Max	Min	Max	1	
t <sub>WHGL</sub>		Write Enable High to Output Enable Low	-	6		6		μs	
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	150		200		ns	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{1L}, \overline{G} = V_{1L}$		150		200	ns	
t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	G = V <sub>IL</sub>	0		0		ns	
tELQV	tce	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		150		200	ns	
tgLax <sup>(1)</sup>	toLZ	Output Enable Low to Output Transition	E = V <sub>IL</sub>	0		0		ns	
tGLQV	toe	Output Enable Low to Output Valid	E = V <sub>IL</sub>		55		60	ns	
t <sub>EHQZ</sub> (1)		Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	55	0	60	ns	
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	E = V <sub>IL</sub>	0	35	0	40	ns	
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		ns	

Note: 1 Sampled only, not 100% tested

Figure 5. Read Mode AC Waveforms





Figure 6. Read Command Waveforms






Figure 7. Electronic Signature Command Waveforms

command to the command register (for example Program or Reset)

**Program and Program Verify Modes.** The Program Mode is set-up by writing 40h to the command register. This is followed by a second write cycle which latches the address and data of the byte to be programmed. The rising edge of  $\overline{W}$  during this secind cycle starts the programming operation. Programming is followed by a Program Verify of the data written.

Program Verify Mode is set-up by writing 0C0h to the command register. The rising edge of  $\overline{W}$  during the set-up of the Program Verify Mode stops the Programming operation. The following read cycle, of the address already latched during programming, is made with an internally generated margin voltage applied, reading valid data indicates that all bits have been programmed.

Reset Mode. This command is used to safely abort Erase or Program Modes. The Reset Mode is set-up and performed by writing 0FFh two times to

Table 10A. Read/Write Mode AC Characteristics,  $\overline{W}$  and  $\overline{E}$  Controlled (T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C, V<sub>CC</sub> = 5V  $\pm$  5% or 5V  $\pm$  10%)

					M28	F512		-	
Symbol	Alt	Parameter	-(	90		10	_	12	1
Symbol	A"	raidiletei		dard rface		idard rface		ndard rface	Unit
			Min	Max	Min	Max	Min	Max	1
tvPHEL		V <sub>PP</sub> High to Chip Enable Low	1		1		1		μѕ
t <sub>VPHWL</sub>		V <sub>PP</sub> High to Write Enable Low	1		1		1		μs
twнwнз	t <sub>WC</sub>	Write Cycle Time	90		100		120		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	0		0		0		ns
t <sub>AVEL</sub>		Address Valid to Chip Enable Low	0		0		0		ns
twlax	t <sub>AH</sub>	Write Enable Low to Address Transition	40		40	-	60		ns
t <sub>ELAX</sub>		Chip Enable Low to Address Transition	60		60		80		ns
t <sub>ELWL</sub>	tcs	Chip Enable Low to Write Enable Low	15		15		20		ns
t <sub>WLEL</sub>		Write Enable Low to Chip Enable Low	0		0		0		ns
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	0		0		0		μs
t <sub>GHEL</sub>		Output Enable High to Chip Enable Low	0		0		0		μs
tovwn	tos	Input Valid to Write Enable High	40		40		50		ns
toveh		Input Valid to Chip Enable High	35		40		50		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High (Write Pulse)	40		40		60		ns
t <sub>ELEH</sub>		Chip Enable Low to Chip Enable High (Write Pulse)	45		45		70		ns
twHDX	t <sub>DH</sub>	Write Enable High to Input Transition	10		10		10		ns
t <sub>EHDX</sub>		Chip Enable High to Input Transition	10		10		10		ns
twhwH1		Duration of Program Operation	95		95		95		μs
t <sub>EHEH1</sub>		Duration of Program Operation	95		95		95		μS
twhwh2		Duration of Erase Operation	95		95		95		ms
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	0		0		0		ns
tehwh		Chip Enable High to Write Enable High	0		0		0		ns
twHWL	twpH	Write Enable High to Write Enable Low	20		20		20		ns
t <sub>EHEL</sub>		Chip Enable High to Chip Enable Low	20		20		20		ns
twHGL		Write Enable High to Output Enable Low	6		6		6		μS
t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	6		6		6		μs
tavov	t <sub>ACC</sub>	Addess Valid to data Output		90		100		120	ns
t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		0		ns
tELQV	t <sub>CE</sub>	Chip Enable Low to Output Valid		90		100		120	ns
t <sub>GLQX</sub> (1)	toLZ	Output Enable Low to Output Transition	0		0		0		ns
t <sub>GLQV</sub>	toE	Output Enable Low to Output Valid		35		45	***	50	ns
t <sub>EHQZ</sub> (1)		Chip Enable High to Output Hi-Z	1	40		40		50	ns
t <sub>GHQZ</sub> <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z		30		30		30	ns
taxox	tон	Address Transition to Output Transition	0		0		0		ns

Note 1 Sampled only, not 100% tested

Table 10B. Read/Write Mode AC Characteristics,  $\overline{W}$  and  $\overline{E}$  Controlled (T<sub>A</sub> = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C, V<sub>CC</sub> = 5V  $\pm$  5% or 5V  $\pm$  10%)

				M28	F512		
Symbol	Alt	Parameter	-	15	-:	20	]
Cymbol		raidifietei		ndard rface		ndard rface	Unit
			Min	Max	Min	Max	
t <sub>VPHEL</sub>		V <sub>PP</sub> High to Chip Enable Low	1		1		μs
t <sub>VPHWL</sub>		V <sub>PP</sub> High to Write Enable Low	1		1		μs
twнwнз	twc	Write Cycle Time	150	-	200		ns
t <sub>AVWL</sub>	tas	Address Valid to Write Enable Low	0		0		ns
t <sub>AVEL</sub>		Address Valid to Chip Enable Low	0		0		ns
twlax	t <sub>AH</sub>	Write Enable Low to Address Transition	60		75		ns
tELAX		Chip Enable Low to Address Transition	80		80		ns
t <sub>ELWL</sub>	tos	Chip Enable Low to Write Enable Low	20		20		ns
twLEL		Write Enable Low to Chip Enable Low	0		0		ns
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	0		0	<del></del>	μs
t <sub>GHEL</sub>		Output Enable High to Chip Enable Low	0		0		μs
t <sub>DVWH</sub>	t <sub>DS</sub>	Input Valid to Write Enable High	50	_	50		ns
t <sub>DVEH</sub>		Input Valid to Chip Enable High	50		50		ns
twLWH	t <sub>WP</sub>	Write Enable Low to Write Enable High (Write Pulse)	60		60	-	ns
t <sub>ELEH</sub>		Chip Enable Low to Chip Enable High (Write Pulse)	70		70		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	10		10		ns
t <sub>EHDX</sub>		Chip Enable High to Input Transition	10		10		ns
t <sub>WHWH1</sub>		Duration of Program Operation	95		9 5		μS
t <sub>EHEH1</sub>		Duration of Program Operation	95		95		μs
t <sub>WHWH2</sub>		Duration of Erase Operation	95		9 5		ms
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	0		0		ns
t <sub>EHWH</sub>		Chip Enable High to Write Enable High	0		0		ns
twhwL	t <sub>WPH</sub>	Write Enable High to Write Enable Low	20		20		ns
t <sub>EHEL</sub>		Chip Enable High to Chip Enable Low	20		20		ns
twHGL		Write Enable High to Output Enable Low	6		6		μs
t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	6		6		μs
t <sub>AVQV</sub>	tacc	Addess Valid to data Output		150		200	ns
t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	0		0		ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid		150	_	200	ns
t <sub>GLQX</sub> (1)	toLZ	Output Enable Low to Output Transition	0		0		ns
t <sub>GLQV</sub>	toE	Output Enable Low to Output Valid		55		60	ns
t <sub>EHQZ</sub> (1)		Chip Enable High to Output Hi-Z	<del>                                     </del>	55	_	60	ns
t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	1 1	35		40	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	0		0		ns

Note 1 Sampled only, not 100% tested




Figure 8. Erase Set-up and Erase Verify Commands Waveforms,  $\overline{\mathbf{W}}$  Controlled





Figure 9. Erase Set-up and Erase Verify Commands Waveforms, E Controlled






Figure 11. Program Set-up and Program Verify Commands Waveforms, E Controlled

Figure 12. Erasing Flowchart





Figure 13. Programming Flowchart



the command register. The command should be followed by writing a valid command to the the command register (for example Read)

### PRESTO F ERASE ALGORITHM


The PRESTO F Erase Algorithm guarantees that the device will be erased in a reliable way The algorithm first programms all bytes to 00h in order to ensure uniform erasure. The programming follows the Presto F Programming Algorithm (see below). Erase is set-up by writing 20h to the command register, the erasure is started by repeating this write cycle. Erase Verify is set-up by writing 0A0h to the command register together with the address of the byte to be verified. The subsequent read cycle reads the data which is compared to 0FFh. Erase Verify begins at address 0000h and continues to the last address or until the comparison of the data to 0FFh fails. If this occurs, the

address of the last byte checked is stored and a new Erase operation performed Erase Verify then continues from the address of the stored location

## PRESTO F PROGRAM ALGORITHM

The PRESTO F Programming Algorithm applies a series of 10µs programming pulses to a byte until a correct verify occurs. Up to 25 programming operations are allowed for one byte. Program is set-up by writing 40h to the command register, the programming is started after the next write cycle which also latches the address and data to be programmed. Program Verify is set-up by writing 0C0h to the command register, followed by a read cycle and a compare of the data read to the data expected. During Program and Program Verify operations a MARGIN MODE circuit is activated to guarantee that the cell is programmed with a safety margin.


### **ORDERING INFORMATION SCHEME**



For a list of available options (Speed, Package, etc. .) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you

# PDIP32 - 32 pin Plastic DIP, 600 mils width

Symb	mm			inches			
	Тур	Mın	Max	Тур	Min	Max	
Α			5 08		_	0 200	
A1		0 38	_		0 015	_	
A2		3 56	4 06		0 140	0 160	
В		0 38	0 51	,	0 015	0 020	
B1	1 52	_	_	0 060	_	_	
С		0 20	0 30		0 008	0 012	
D		41 78	42 04		1 645	1 655	
D2	38 10	_		1 500	_		
E	15 24	_	-	0 600	_	_	
E1		13 59	13 84		0 535	0 545	
e1	2 54		_	0 100	_	_	
eA	15 24	_	_	0 600		_	
еВ		15 24	17 78		0 600	0 700	
L		3 18	3 43		0 125	0 135	
s		1 78	2 03		0 070	0 080	
α		0°	10°		0°	10°	
N	32			32			




Drawing is not to scale

47/

# PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular

Symb	mm			inches			
	Тур	Min	Max	Тур	Min	Max	
Α		2 54	3 56		0 100	0 140	
<b>A</b> 1		1 52	2 41		0 060	0 095	
A2			0 38			0 015	
В		0 33	0 53		0 013	0 021	
B1		0 66	0.81		0 026	0 032	
D		12 32	12 57		0 485	0 495	
D1		11 35	11 56		0 447	0 455	
D2	_	9 91	10 92		0 390	0 430	
E		14 86	15 11		0 585	0 595	
E1		13 89	14 10		0 547	0 555	
E2		12 45	13.46		0 490	0 530	
е	1 27	_	-	0 050	_		
F		0 00	0 25	-	0 000	0 010	
R	0 89	_	_	0 035	_	_	
N	32			32			
Nd	7			7			
Ne	9			9			
CP			0 10			0 004	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics © 1996 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Mexico - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U S A.

20/20