-
Notifications
You must be signed in to change notification settings - Fork 3k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
SPI FPGA test extension + SPI driver fix (K64F) #10989
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
👍 just one minor remark.
spi_init(&spi, mosi, miso, sclk, ssel); | ||
spi_format(&spi, sym_size, spi_mode, 0); | ||
spi_frequency(&spi, 1000000); | ||
spi_frequency(&spi, freqency); |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
typo: frequency
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
there are same typo in bellow code as well
Add test cases for: - async mode, - different frequencies, - block write
FPGA test shield requires at lease half slck period delay between CS assertion and first sclk edge.
Co-Authored-By: Filip Jagodziński <fkjagodzinski@gmail.com>
@mprse, thank you for your changes. |
73e59ea
to
6490ac7
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
The changes looks good to me
CI started |
Test run: SUCCESSSummary: 11 of 11 test jobs passed |
@0xc0170 This one i ready to go in. |
Description
This PR:
This PR requires first: PR #10975
Pull request type
Reviewers
@jamesbeyond @0xc0170 @fkjagodzinski @maciejbocianski