Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update CMSIS/RTX with Cortex-A support #5342

Merged
merged 26 commits into from Nov 15, 2017
Merged

Update CMSIS/RTX with Cortex-A support #5342

merged 26 commits into from Nov 15, 2017

Commits on Nov 1, 2017

  1. CMSIS/RTX: Update CMSIS and RTX to 22b68c

    This includes Cortex A support and directory reshuffle.
    bulislaw committed Nov 1, 2017
    Copy the full SHA
    a03591d View commit details
    Browse the repository at this point in the history
  2. CMSIS/RTX: Patch RTX4 to preserve osThreadDef compatibility

    mbed OS used older RTX4 version and with osThreadDef accepting only 3
    parameters, to preserve compatibility we hardcode the 'instances'
    parameter to 1.
    bulislaw committed Nov 1, 2017
    Copy the full SHA
    d5933f1 View commit details
    Browse the repository at this point in the history
  3. Copy the full SHA
    5d6abd6 View commit details
    Browse the repository at this point in the history
  4. Copy the full SHA
    1b131ed View commit details
    Browse the repository at this point in the history
  5. CMSIS/RTX: Remove os_tick_gtim.c

    This implementation of timer conflicts with the default ptim, we will
    keep the default and let the timer override the implmenetation if
    needed.
    bulislaw committed Nov 1, 2017
    Copy the full SHA
    3f97e57 View commit details
    Browse the repository at this point in the history
  6. CSMIS/RTX: cmain IAR: add mbed main

    This fixes #4602 issue, mbed_main should be invoked right before the real main
    0xc0170 authored and bulislaw committed Nov 1, 2017
    Copy the full SHA
    02d01f4 View commit details
    Browse the repository at this point in the history
  7. Copy the full SHA
    20357bc View commit details
    Browse the repository at this point in the history
  8. Copy the full SHA
    4523b5d View commit details
    Browse the repository at this point in the history
  9. Copy the full SHA
    b8aa068 View commit details
    Browse the repository at this point in the history
  10. RTX5: uVisor: Defer to uVisor for SVCall priority

    Only set the SVCall priority if uVisor is not present. If uVisor is
    present, keep using whatever priorities it has already set up.
    Patater authored and bulislaw committed Nov 1, 2017
    Copy the full SHA
    372b7b8 View commit details
    Browse the repository at this point in the history
  11. RTX5: uVisor: Add OsEventObserver

    Add the OsEventObserver mechanism. A client interested in receiving
    notifications on certain OS events can register to receive notifications
    with osRegisterForOsEvents. This is useful for clients like the secure
    memory allocator, which observes thread switching events in order to
    swap in and out different memory allocator objects.
    Patater authored and bulislaw committed Nov 1, 2017
    Copy the full SHA
    f363ccb View commit details
    Browse the repository at this point in the history
  12. RTX5: uVisor: Extend thread control block with context

    OsEventObserver objects expect a context to be maintained per thread on
    their behalf. Add this context to the thread control block and extend
    the thread creation functions with the ability to supply a context.
    Patater authored and bulislaw committed Nov 1, 2017
    Copy the full SHA
    12a47f0 View commit details
    Browse the repository at this point in the history
  13. RTX5: uVisor: Use OsEventObserver

    Patater authored and bulislaw committed Nov 1, 2017
    Copy the full SHA
    474f6c6 View commit details
    Browse the repository at this point in the history
  14. RTX5: uVisor: Switch threads very carefully

    uVisor doesn't set the PSP of the target thread. The RTOS sets the PSP
    of the target thread from the target thread's TCB. However, when
    interrupts of higher priority than PendSV happen between the call to
    uVisor to switch boxes, and the RTOS setting PSP, the uVisor vIRQ
    interrupt handler will attempt to use an invalid PSP (the PSP from
    before the box and thread switch). This leads to a crash. Make box and
    thread switching atomic by disabling interrupts immediately before the
    box switching until immediately after the new PSP is set.
    Patater authored and bulislaw committed Nov 1, 2017
    Copy the full SHA
    75ad20b View commit details
    Browse the repository at this point in the history

Commits on Nov 10, 2017

  1. Copy the full SHA
    c10dd0a View commit details
    Browse the repository at this point in the history
  2. Copy the full SHA
    855844f View commit details
    Browse the repository at this point in the history
  3. Renesas: Add empty mbed_rtx.h

    Bartosz Szatkowski authored and bulislaw committed Nov 10, 2017
    Copy the full SHA
    717087c View commit details
    Browse the repository at this point in the history
  4. Update definitions of CPSR modes

    Bartosz Szatkowski authored and bulislaw committed Nov 10, 2017
    Copy the full SHA
    048a896 View commit details
    Browse the repository at this point in the history
  5. Disable heap and stack tests for Cortex A

    These tests are not compatible with Cortex A due to __get_MSP usage.
    bulislaw committed Nov 10, 2017
    Copy the full SHA
    8eebcff View commit details
    Browse the repository at this point in the history
  6. Copy the full SHA
    4b354f8 View commit details
    Browse the repository at this point in the history
  7. Copy the full SHA
    2ea01ac View commit details
    Browse the repository at this point in the history
  8. Copy the full SHA
    7bee352 View commit details
    Browse the repository at this point in the history
  9. Add arm_math.h

    bulislaw committed Nov 10, 2017
    Copy the full SHA
    106f34e View commit details
    Browse the repository at this point in the history
  10. Copy the full SHA
    c5a5438 View commit details
    Browse the repository at this point in the history
  11. Modification to arm_math.h

    Remove redefinition of __CLZ and __SSAT.
    bulislaw committed Nov 10, 2017
    Copy the full SHA
    6e11dc2 View commit details
    Browse the repository at this point in the history
  12. rtl8195am - remove redundant header file inclusion

    Signed-off-by: Tony Wu <tung7970@gmail.com>
    tung7970 authored and bulislaw committed Nov 10, 2017
    Copy the full SHA
    a451498 View commit details
    Browse the repository at this point in the history