QATAR UNIVERSITY College of Engineering Dept. of Computer Science & Engineering

Homework #3 10 Points

Computer Architecture and Organization I: CMPE 263
Spring 2023 Semester

Due: April 06, 2023 (@end of the day)

Name: QUID:	
-------------	--

Instructions

- 1. You can print this document and use a pen or pencil to write your solutions. When you have solved all problems, then you can open the online HW2 folder and enter your solutions on BB directly. It may be possible that order of questions / solutions in the online BB version will be different. Only one online attempt is permitted.
- 2. Please note that the submitted work must represent your own thinking and effort. *Copying the work of others will not be tolerated*.
- 3. Please submit within the due time (see above). Late submissions are not accepted.

Chapter 13 & Chapter 14

Some of the questions related to the textbook questions, but need some alterations for some data values. Each questions marked (0.4)

1. Convert the following arithmetic expressions from infix to reverse Polish notation (RPN).

$$A + B * [C * (D - E) + \frac{F}{G}]$$

- DE-C*FG/B*A+
- DEC-*FG/B*A+
- $D E^* C F / G B^* A +$
- DE-C*F/GBA*+

2. Convert the following arithmetic expressions from infix to reverse Polish notation (RPN).

$$\underline{A*B+C*[D+(E*F)]}$$

$$G + H/K$$

- A B * E * F * D + C * + H / K G + /
- A B * E F * D C + * + H K / G + /
- $\bullet \quad A B * E F * D + C * + H K / G + /$
- ABEF**D+C*+HK/G+/

3. Convert the following arithmetic expressions from reverse Polish notation (RPN) to infix notation. A B C * + D / E F + *

$$\bullet \quad \frac{(B*C)+A}{D} * (E+F)$$

$$\bullet \quad \frac{(B+C)*A}{D} * (E+F)$$

$$\bullet \quad \frac{(B*C)*A}{D} + (E + F)$$

$$\bullet \quad \frac{(B+C)+A}{D} * (E*F)$$

١

- 4. Convert the following arithmetic expressions from reverse Polish notation (RPN) to infix notation. A B C D E F G + * + * + *
 - (((F*G)+E+D)+C+B)*A
 - (((F+G)*E+D)*C*B)+A
 - (((F*G)*E*D)*C*B)*A
 - (((F+G)*E+D)*C+B)*A
- 5. In _____ the operand is specified in the instruction itself.
 - Immediate addressing
 - Register mode
 - Implied addressing
 - Register Indirect
- 6. In which mode is the operand placed in one of the 8-bit or 16-bit general-purpose registers??
 - Immediate addressing
 - Register mode
 - Implied addressing
 - Register Indirect
- 7. Zero address instructions are designed with implied addressing mode.
 - True
 - False
 - Can be true or false
 - None of them
- 8. The addressing mode(s), which uses the PC instead of a general-purpose register is
 - Indexed with offset
 - Direct addressing mode
 - Relative mode
 - Both are Indexed with offset and direct
- 9. The instruction is stored at location 300 with its address field at location 301. The address field has a value of 400. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is direct;

This figure will be used for questions from 9 - 13

Direct mode: 400Direct mode: 301Direct mode: 600Direct mode: 701

		Memory
	PC →300	Opcode Mode
R1 = 200	301	400
	302	Next instruction

10. The instruction is stored at location 300 with its address field at location 301. The address field has a value of 400. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is immediate;

• Immediate: 302

• Immediate: 201

• Immediate: 301

• Immediate: 300

11. The instruction is stored at location 300 with its address field at location 301. The address field has a value of 400. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is Relative Addressing mode;

Relative: 300 + 200 = 500
Relative: 302 + 200 = 502
Relative: 301 + 400 = 701
Relative: 302 + 400 = 702


12. The instruction is stored at location 300 with its address field at location 301. The address field has a value of 400. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is Register Indirect mode;

Register Indirect: 200
Register Indirect: 300
Register Indirect: 301
Register Indirect: 302

13. The instruction is stored at location 300 with its address field at location 301. The address field has a value of 400. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is Index Register mode;

Indexed Register: 300 + 400 = 700
Indexed Register: 301 + 400 = 701
Indexed Register: 302 + 400 = 702
Indexed Register: 200 + 400 = 600


14. An 8-bit computer has a register R. Determine the values of status bits C, S, Z, and V as shown in the figure below after each of the following instructions. The initial value of register R is hexadecimal 72. The digits below are also in hexadecimal. Add immediate operand C6 to R=?.



This figure will be used for Q14-Q18

- $(72 + C6 = 138)_{16}$: 01110110 + 11000110 = 00111100: Flags: C = 1, S = 1, Z = 0, V = 0
- $(72 + C6 = 128)_{16}$: 01110000 + 11000010 = 00111010: Flags: C = 1, S = 0, Z = 0, V = 1
- $(72 + C6 = 138)_{16}$: 01110010 + 11000110 = 00111000: Flags: C = 1, S = 0, Z = 0, V = 0
- $(72 + C6 = 138)_{16}$: 01110010 + 11010110 = 01111000: Flags: C = 1, S = 0, Z = 1, V = 0
- 15. An 8-bit computer has a register R. Determine the values of status bits C, S, Z, and V as shown in the figure below after each of the following instructions. The initial value of register R is hexadecimal 72. The digits below are also in hexadecimal. Add immediate operand 1E to R=?.
- $(72 + 1E = 80)_{16}$: 01110010 + 00011110 = 10011000: Flags: C = 0, S = 1, Z = 0, V = 1
- $(72 + 1E = 90)_{16}$: 01110010 + 00011110 = 10010000: Flags: C = 0, S = 1, Z = 0, V = 1
- $(72 + 1E = 70)_{16}$: 01110010 + 00011110 = 10010100: Flags: C = 0, S = 1, Z = 0, V = 1
- $(72 + 1E = 85)_{16}$: 01110010 + 00011110 = 10010101: Flags: C = 0, S = 1, Z = 0, V = 1

- 16. An 8-bit computer has a register R. Determine the values of status bits C, S, Z, and V as shown in the figure below after each of the following instructions. The initial value of register R is hexadecimal 72. The digits below are also in hexadecimal. Subtract immediate operand 9A from R?.
- $(72 9A = D8)_{16}$: 01110010 + 01100110 = 11011010: Flags: C = 1, S = 1, Z = 0, V = 1 (Borrow = 1)
- $(72 9A = D8)_{16}$: 01110010 + 01100110 = 11011100: Flags: C = 0, S = 1, Z = 1, V = 1 (Borrow = 1)
- $(72 9A = D8)_{16}$: 01110010 + 01100110 = 11011001: Flags: C = 0, S = 1, Z = 0, V = 0 (Borrow = 1)
- $(72 9A = D8)_{16}$: 01110010 + 01100110 = 11011000: Flags: C = 0, S = 1, Z = 0, V = 1 (Borrow = 1)
 - 17. An 8-bit computer has a register R. Determine the values of status bits C, S, Z, and V as shown in the figure below after each of the following instructions. The initial value of register R is hexadecimal 72. The digits below are also in hexadecimal. *AND immediate operand 8D to R?*.
- $(72 \bullet 8D = 00)16$: 01110010 + 10001100 = 00000000: Flags: C = 0, S = 0, Z = 1, V = 0
- $(72 \bullet 8D = 00)16$: 01110010 + 10001100 = 00110000: Flags: C = 0, S = 0, Z = 1, V = 0
- $(72 \bullet 8D = 00)16$: 01110010 + 10001100 = 11000000: Flags: C = 0, S = 0, Z = 1, V = 0
- $(72 \bullet 8D = 00)16$: 01110010 + 10001100 = 00000011: Flags: C = 0, S = 0, Z = 1, V = 0
 - 18. An 8-bit computer has a register R. Determine the values of status bits C, S, Z, and V as shown in the figure below after each of the following instructions. The initial value of register R is hexadecimal 72. The digits below are also in hexadecimal. Exclusive-OR R with R?
- $(72 \oplus 72 = 01)16$: 01110010 + 01100110 = 00010001: Flags: C = 1, S = 0, Z = 1, V = 0
- $(72 \oplus 72 = 00)16$: 01110010 + 01100110 = 000000000: Flags: C = 0, S = 0, Z = 1, V = 0
- $(72 \oplus 72 = 10)16$: 01110010 + 01100110 = 00100010: Flags: C = 0, S = 0, Z = 1, V = 1
- $(72 \oplus 72 = 11)16$: 01110010 + 01100110 = 00110011: Flags: C = 0, S = 1, Z = 1, V = 0
 - 19. The initial value of register R = 11001101 and assume that $SI_l = SI_r = 0$. Write the new register value after logical shift left instruction.



This figure will be used for questions 19 - 24

- R = 10011001
- R = 11011000
- R = 10011010
- R = 01001100
- 20. The initial value of register R = 11001101 and assume that $SI_l = SI_r = 0$. Write the new register value after logical shift right instruction.
- R = 01100110
- R = 00110110
- R = 01101110
- R = 01101101

- 21. The initial value of register R = 11001101 and assume that $SI_l = SI_r = 0$. Write the new register value after arithmetic shift left instruction.
- R = 10011000
- R = 10011001
- R = 00011010
- R = 10011010
- 22. The initial value of register R = 11001101 and assume that $SI_l = SI_r = 0$. Write the new register value after arithmetic shift right instruction.
- R = 11100110
- R = 11000110
- R = 11011100
- R = 10100110
- 23. The initial value of register R = 11001101 and assume that $SI_l = SI_r = 0$. Write the new register value after rotate shift left instruction.
- R = 10011001
- R = 10011010
- R = 10011011
- R = 11011011
- 24. The initial value of register R = 11001101 and assume that $SI_l = SI_r = 0$. Write the new register value after rotate shift right instruction.
- R = 11000110
- R = 11100110
- R = 11000111
- R = 10100110
- 25. Using conditional branch instruction evaluates X Y, where X = 11110000 and Y = 00010100, using the following table, write down the flag status after the tested condition.

BNZ Branch if not zero Z = 0 BC Branch if carry C = 1 BNC Branch if no carry C = 0 BP Branch if plus S = 0 BM Branch if minus S = 1 BV Branch if no verflow V = 1 BNV Branch if no verflow V = 0 Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if lower A < B BLO Branch if lower A < B BLO Branch if lower A < B BLO Branch if lower A ≤ B BLO Branch if lower or equal A ≤ B BE Branch if equal A ≠ B BE Branch if equal A ≥ B BILT Branch if greater than A > B BGT Branch if greater than A > B BGE Branch if greater or equal A ≤ B BLE Branch if less than A < B BLE Branch if less or equal A ≤ B BE BRANCH BRANCH A S B BE BRANCH if less or equal A ≤ B BE BRANCH if less or equal A ≤ B BE BRANCH if equal A ≤ B BE BRANCH if equal A ≤ B	Mnemonic	Branch condition	Tested condition		
BC Branch if carry C = 1 BNC Branch if no carry C = 0 BP Branch if plus S = 0 BM Branch if plus S = 1 BV Branch if minus S = 1 BV Branch if overflow V = 0 Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if lower or equal A ≤ B BLO Branch if lower or equal A ≤ B BE Branch if equal A = B BNE Branch if not equal A ≠ B Signed compare conditions (A - B) BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B	BZ	Branch if zero	Z = 1		
BNC Branch if no carry $C = 0$ BP Branch if plus $C = 0$ BM Branch if plus $C = 0$ BM Branch if minus $C = 0$ BV Branch if overflow $C = 0$ BNV Branch if no verflow $C = 0$ Unsigned compare conditions $C = 0$ BHI Branch if higher $C = 0$ BHI Branch if higher or equal $C = 0$ BLO Branch if lower $C = 0$ BLO Branch if lower $C = 0$ BE Branch if lower or equal $C = 0$ BE Branch if equal $C = 0$ BE Branch if not equal $C = 0$ BOT Branch if not equal $C = 0$ BGT Branch if greater than $C = 0$ BGE Branch if greater or equal $C = 0$ BLE Branch if less or equal $C = 0$ BLE Branch if less or equal $C = 0$ BLE Branch if less or equal $C = 0$ BE BE Branch if less or equal $C = 0$ BE BE Branch if less or equal $C = 0$ BE BE Branch if equal $C = 0$ BE BE Branch if equal $C = 0$ BE BE Branch if equal $C = 0$	BNZ	Branch if not zero			
BP Branch if plus S = 0 BM Branch if minus S = 1 BV Branch if overflow V = 1 BNV Branch if no overflow V = 0 Unsigned compare conditions (A - B) BH Branch if higher A > B BHE Branch if higher or equal A ≥ B BLO Branch if lower or equal A ≤ B BE Branch if equal A = B BNE Branch if not equal A ≠ B Signed compare conditions (A - B) BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B	BC	Branch if carry			
BM Branch if minus $S = 1$ BV Branch if overflow $V = 1$ BNV Branch if no overflow $V = 0$ Unsigned compare conditions (A - B) BHE Branch if higher or equal $A \ge B$ BLO Branch if lower $A \le B$ BLO Branch if lower or equal $A \le B$ BE Branch if equal $A \le B$ BNE Branch if over or equal $A \le B$ BNE Branch if over or equal $A \le B$ BNE Branch if over or equal $A \ge B$ BNE Branch if greater $A \ge B$ BGT Branch if greater than $A \ge B$ BGE Branch if greater or equal $A \ge B$ BLT Branch if less than $A \le B$ BLE Branch if less or equal $A \ge B$ BLE Branch if less or equal $A \le B$ BLE Branch if less or equal $A \le B$ BLE Branch if less or equal $A \le B$ BLE Branch if equal $A \le B$ BLE Branch if equal $A \le B$					
BV Branch if overflow $V=1$ BNV Branch if no overflow $V=0$ Unsigned compare conditions (A - B) BHI Branch if higher $A \ge B$ BHE Branch if higher $A \ge B$ BLO Branch if lower $A \le B$ BLOE Branch if lower or equal $A \le B$ BE Branch if lower or equal $A \le B$ BE Branch if lower or equal $A \le B$ BNE Branch if not equal $A \le B$ BNE Branch if greater than $A \ge B$ BGT Branch if greater than $A \ge B$ BGE Branch if less than $A \le B$ BLT Branch if less or equal $A \le B$ BLE Branch if less or equal $A \le B$ BE BE Branch if equal $A \le B$ BE BE Branch if equal $A \le B$					
BNV Branch if no overflow $V = 0$ Unsigned compare conditions (A - B) BHI Branch if higher A > B BHE Branch if higher A < B BLO Branch if lower A < B BLO Branch if lower or equal A ≤ B BE Branch if equal A = B BE Branch if equal A = B BNE Branch if not equal A ≠ B Signed compare conditions (A - B) BGT Branch if greater than A > B BGE Branch if greater or equal A ≥ B BLT Branch if less than A < B BLE Branch if less or equal A ≤ B BE BE BRANCH if equal A ≤ B BE BRANCH if equal A ≤ B BE BRANCH if equal A ≤ B					
$ \begin{array}{c cccc} & \textit{Unsigned} & \textit{compare conditions} & (A-B) \\ \text{BHI} & \textit{Branch if higher} & A \geq B \\ \text{BHE} & \textit{Branch if higher or equal} & A \geq B \\ \text{BLO} & \textit{Branch if lower} & A \leq B \\ \text{BLOE} & \textit{Branch if lower or equal} & A \leq B \\ \text{BE} & \textit{Branch if lower or equal} & A \leq B \\ \text{BE} & \textit{Branch if equal} & A \neq B \\ \hline & \textit{Signed} & \textit{compare conditions} & (A-B) \\ \text{BGT} & \textit{Branch if greater than} & A \geq B \\ \text{BGE} & \textit{Branch if greater or equal} & A \geq B \\ \text{BLT} & \textit{Branch if less than} & A \leq B \\ \text{BLE} & \textit{Branch if less or equal} & A \leq B \\ \text{BE} & \textit{Branch if less or equal} & A \leq B \\ \text{BE} & \textit{Branch if equal} & A = B \\ \hline \end{array} $		Branch if overflow			
BHI Branch if higher $A > B$ BHE Branch if higher or equal $A \ge B$ BLO Branch if lower $A \le B$ BLOE Branch if lower or equal $A \le B$ BE Branch if equal $A \le B$ BNE Branch if equal $A \ne B$ Signed compare conditions $A \ge B$ BGT Branch if greater than $A \ge B$ BGT Branch if greater or equal $A \ge B$ BLT Branch if less than $A \le B$ BLE Branch if less or equal $A \le B$ BE Branch if equal $A \le B$ BE Branch if equal $A \le B$	BNV	Branch if no overflow	V = 0		
BHI Branch if higher $A > B$ BHE Branch if higher or equal $A \ge B$ BLO Branch if lower $A \le B$ BLOE Branch if lower or equal $A \le B$ BE Branch if equal $A \le B$ BNE Branch if equal $A \ne B$ Signed compare conditions $A \ge B$ BGT Branch if greater than $A \ge B$ BGT Branch if greater or equal $A \ge B$ BLT Branch if less than $A \le B$ BLE Branch if less or equal $A \le B$ BE Branch if equal $A \le B$ BE Branch if equal $A \le B$	Unsigned compare conditions (A - B)				
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	BHI	Branch if higher	A > B		
BLOE Branch if lower or equal $A \le B$ BE Branch if equal $A = B$ BNE Branch if not equal $A \ne B$ Signed compare conditions (A - B) BGT Branch if greater than $A \ge B$ BGE Branch if greater or equal $A \ge B$ BLT Branch if less than $A \le B$ BLE Branch if less or equal $A \ge B$ BE Branch if equal $A \le B$ BE Branch if equal $A \le B$	BHE	Branch if higher or equ	ual A≥B		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	BLO	Branch if lower	A < B		
BNE Branch if not equal $A \neq B$ Signed compare conditions (A - B) BGT Branch if greater than $A > B$ BGE Branch if greater or equal $A \geq B$ BLT Branch if less than $A \leq B$ BLE Branch if less or equal $A \leq B$ BE Branch if equal $A \leq B$	BLOE	Branch if lower or equ	al A≤B		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	BE	Branch if equal	A = B		
$\begin{array}{llllllllllllllllllllllllllllllllllll$	BNE	Branch if not equal	A ≠ B		
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Signed compare conditions (A - B)				
BLT Branch if less than $A \le B$ BLE Branch if less or equal $A \le B$ BE Branch if equal $A = B$	BGT	Branch if greater than	A > B		
BLE Branch if less or equal $A \le B$ BE Branch if equal $A = B$	BGE	Branch if greater or ed	ual A≥B		
BE Branch if equal A = B	BLT	Branch if less than	A < B		
	BLE	Branch if less or equal	A ≤ B		
BNE Branch if not equal A ≠ B	BE	Branch if equal	A = B		
	BNE	Branch if not equal	A ≠ B		

- X Y = 11110000 + 11101101 = 11011101: Flags status C = 1, S = 0, V = 0, Z = 0
- X Y = 11110000 + 11001100 = 11010110: Flags status C = 1, S = 1, V = 1, Z = 0
- X Y = 11110000 + 11101100 = 11011100: Flags status C = 1, S = 1, V = 0, Z = 0
- X Y = 11110000 + 11101011 = 11011101: Flags status C = 0, S = 1, V = 0, Z = 1