

Professional PYNQ™ Lab

Adam Taylor
Adam@AdiuvoEngineering.com



Objective

The objectives of this Lab are:

- 1. Treat the AMD FFT IP core as the unit under test (UUT)
- Demonstrate how to create an Overlay to test the UUT
- 3. Demonstrate different methods of control from PS and the impacts possible on performance.
- 4. Demonstrate how to display performance of the UUT in Jupyter labs



Open a browser and go to

www.pynq.io



What is PYNQ?

PYNQ is an open-source project from AMD® that makes it easier to use Adaptive Computing platforms. Using the Python language and libraries, designers can exploit the benefits of programmable logic and microprocessors to build more capable and exciting electronic systems. PYNQ can be used with Zynq, Zynq UltraScale+, Zynq RFSoC, Alveo accelerator boards and AWS-F1 to create high performance applications with:

- · parallel hardware execution
- · high frame-rate video processing
- hardware accelerated algorithms
- real-time signal processing
- high bandwidth IO
- low latency control

AMD T



TOMA COMA COMA COMA COMA



Select the boards page and

download the SD card

image for ZU1 CG


Downloadable PYNQ images

If you have a Zynq board, you need a PYNQ SD card image to get started. You can download a pre-compiled PYNQ image from the table below. If an image is not available for your board, you can build your own SD card image (see details below).

Board	SD card image	Previous versions	Documentation	Board webpage
PYNQ-Z2	v3.0.1	v2.7 v2.6	PYNQ setup guide	TUL Pynq-Z2
PYNQ-Z1	v3.0.1	v2.7 v2.6	PYNQ setup guide	Digilent Pynq-Z1
PYNQ-ZU	v3.0.1	v2.7 v2.6	GitHub project page	TUL PYNQ-ZU
Kria KV260*	Ubuntu 22.04		Kria PYNQ setup	Xilinx Kria KV260
Kria KR260*	Ubuntu 22.04		Kria PYNQ setup	Xilinx Kria KR260
ZCU104	v3.0.1	v2.7 v2.6	PYNQ setup guide	Xilinx ZCU104
RFSoC 2x2	v3.0.1	v2.7 v2.6	RFSoC-PYNQ	XUP RFSoC 2x2
RFSoC 4x2	v3.0.1	v2.7	RFSoC-PYNQ	XUP RFSoC 4x2
ZCU111	v3.0.1	v2.7 v2.6	RFSoC-PYNQ	Xilinx ZCU111
ZCU208	v3.0.1		RFSoC-PYNQ	Xilinx ZCU208
Ultra96V2	v3.0.1	v2.7 v2.6	Avnet PYNQ webpage	Avnet Ultra96V2
Ultra96 (legacy)	v3.0.1	v2.7 v2.6	See Ultra96V2	See Ultra96V2
ZUBoard 1CG	v3.0.1		GitHub project page	Avnet ZUBoard 1CG




Save the SD Card image to a preferred location on your local computer






Open Vivado™ and select

Xhub Stores






Create a new project






Enter a name and location






Select RTL Project






Select the ZU Board





Click Finish to create the project






From the Project


Manager, select create

block diagram





Leave, defaults unchanged and click OK





Click on + and in the

search bar type in mpsoc

and press enter



ENTER to select, ESC to cancel, Ctrl+Q for IP details




★ Designer Assistance available. Run Block Automation

Run the block automation






Leave the settings as default and click OK





Click on + and add in the


FFT








Click on the Fast Fourier Transform and change its name to xfft. Double click on the block to customize it.








On the configuration tab, select

- Transform length 4096
- Radix-4 Burst I/O
- Target Frequency 150Mhz
- Enable Run Time


Configurable transform length





On the implementation tab select


- Floating Point
- Phase Factor Width 25
- Output Ordering Natural
- Non-Real Time Throttle scheme






On the Detailed Implementation tab select

- Use 4-Multipler Structure
- Use XtremeDSP Slices





Double click on the Processing System to reconfigure it








On the clocking tab change the


frequency of clock one to 250MHz





On the Interrupts Tab enable the

IRQ[0:7]






On the PS/PL interface select the HP

Slave AXI Interface


Enable AXI HPC0 FPD Interface





Click + and select AXI

Direct Memory Access






Run the connection

automation.

Leave the defaults as


standard and click OK.





Select the DMA, double click on it and configure it

- Width of Buffer length 16
- Stream data width 64
- Max burst size 16






Connect the xFFT M

AXIS data to the

DMA, S AXIS S2MM

port






Connect the DMA M


AXIS MM2S to the xFFT

S AXIS Data






Run the connection automation





The diagram should look like below






Click on + and add

in an AXI-Stream


FIFO





Run the connection

automation and click on OK





Double click on the AXI


Stream FIFO and configure it
to have an AXI Lite Interface
and only enable the Transmit

Data Interface leave all else
unchanged.

				×		
AXI-Stream FIFO (4.2)				A		
1 Documentation 🗀 IP Location						
Show disabled ports Component Name axi_ffo_mm_s_0						
	Data Interface AXI4 Lite V					
		ansmit Control	nable Transmit Cut Through			
	Transmit Fifo Depth	512 💙				
	Transmit Fifo Programable Full Threshold	507 ⊗	[10 - 507]			
	Transmit Fifo Programable Empty Threshold		[2 - 502]			
	Transmit Fifo Cascade Height	0 🚳	[0 - 16]			
	Receive FIFO Options			21		
+ S_AXI		-				
s_axi_aresetn mm2s_prmry_reset_out_n	Receive Fifo Depth	512 🗸		in		
	Receive Fifo Programable Full Threshold	507	[10 - 507]	ne C		
	Receive Fifo Programable Empty Threshold		[2 - 502]			
	Receive Fifo Cascade Height	0 🚳	[0 - 16]			
	AXI4 Stream Ports					
	TID Width (Auto)	Range: 18	TSTRB			
	☐ TDEST Width 4	Range: 14	TKEEP			
	☐ TUSER Width 4	Range: 416				
				92		
				OK Cancel		




Connect the AXI STR TXD tdata, tlast and tvalid signals to the xFFT S AXIS config






Click on + and add in a AXI
Interrupt Controller





Run the connection

automation






Connect the IRQ output

from the AXI Interrupt


Controller to the PL PS

IRQ port on the Zynq






Click on + and add in a concat block











Connect the output of the concat block to the AXI
Interrupt controller INT input






Click on the + symbol and add in a AXI Timer






Run the connection automation






Connect the interrupts to the concat block

- AXI Timer
- AXI DMA MM2S_INTOUT
- AXI DMA S2MM_INTOUT
- AXI Stream FIFO






Validate the design
there should be no
error or critical
warnings






Right click on the design and

select Create HDL Wrapper






Let Vivado™ manage the wrapper





Extract the downloaded PYNQ™ image





Write the image to a SD card. Once completed, insert the SD card in the Avnet ZU Board. Connect an Ethernet cable and power via a USB cable

🦫 Win32 Disk Imager − 1.0	- □ ×
Image File	Device
C:/Users/aptay/Dropbox/adiuvo/EOC_DSP/pynq_z1_v2.6.0/pynq_z1_v2.6.0.img	[E:\] -
Hash	
Nor Generate Copy	
□ Read Only Allocated Partitions Progress	
Cancel Read Write Verify Only	Exit




Once the board boots, wait for the LEDs to flash. In a browser enter the address pynq:9090 when prompted enter the password xilinx

← → C 🛕 Not secure http://pynq:9090/login?next=%2Ftree%3F	
View site information	💢 Jupyter
Password	Log in



Once logged in, you should see the folder structure below






In a file explorer map a

network drive to


\\pynq \xilinx

Select connect using different credentials






Completed Map drive, click OK






Enter the username and password as

Xilinx click OK






The PYNQ™ drive should not appear as a samba server





Clone the repository - https://github.com/ATaylorCEngFIET/MZ490





From the Cloned Repo copy the directory Images and dsp_class to the PYNQ™ boards Jupyter notebooks directory

) > jupyter_notebooks				٥ ٧
Name	Date modified	Туре	Size	
hase	19/10/2020 21:06	File folder		
common	19/10/2020 21:06	File folder		
dsp_class	01/10/2021 21:34	File folder		
getting_started	19/10/2020 21:06	File folder		
images	29/09/2021 21:25	File folder		
logictools	19/10/2020 21:06	File folder		
Welcome to Pynq.ipynb	19/10/2020 20:01	IPYNB File	2 KB	



You should see a new directory in the PYNQ™ environment. Select DSP_CLASS






Select fft.ipynb it will open and start running





Run each cell in turn in the notebook and notice the difference in performance between SW and HW Implementations





AMD sponsored this workshop, including engineering hours. AMD, and the AMD Arrow logo, PYNQ, UltraScale+, Vitis, Vivado, Zynq, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.





www.adiuvoengineering.com



adam@adiuvoengineering.com