



Module 2 Switched-Mode Conversion: Full Bridge and Unipolar PWM


Marko Hinkkanen
Politecnico di Torino, February 2017

Full Bridge is Similar to 3-Phase Converter





Symbol Used for the Load



Outline

Full Bridge

Unipolar Pulse-Width Modulation

Synchronous Sampling and PWM Update Delay


Full Bridge

 S_1 and S_4 switched ON: $u=U_{dc}$

 S_2 and S_3 switched ON: $u=-U_{
m dc}$


 S_1 and S_3 switched ON: u=0

 \mathbf{S}_2 and \mathbf{S}_4 switched ON: u=0



Operation Modes


Only Nonzero Voltage Switching States Are Shown




Notation of Potentials and Voltages

- Legs can be modelled as bi-positional switches
- Negative DC-bus potential N
- u_{AN} is the voltage between potentials A and N
- ► u_{BN} is the voltage between potentials B and N
- ► Converter output voltage

$$u = u_{\mathsf{AN}} - u_{\mathsf{BN}}$$





Switching States of the Bi-Positional Switches


- ▶ Switching state q
 - ightharpoonup q = 0 if the switch is connected to N
 - ightharpoonup q=1 if the switch is connected to ightharpoonup
- ▶ Pole voltages

$$u_{\mathsf{AN}} = q_{\mathsf{A}} U_{\mathsf{dc}} \qquad u_{\mathsf{BN}} = q_{\mathsf{B}} U_{\mathsf{dc}}$$

► Converter output voltage

$$u = (q_{\mathsf{A}} - q_{\mathsf{B}})U_{\mathsf{dc}}$$

► Figure: $q_A = 1$ and $q_B = 0$, giving $u = U_{dc}$




Switching-Cycle Averaged Quantities

lacktriangle Average pole voltage over $T_{\rm sw}$

$$\overline{u}_{\mathrm{AN}} = \frac{1}{T_{\mathrm{sw}}} \int_{0}^{T_{\mathrm{sw}}} u_{\mathrm{AN}} \mathrm{d}t = d_{\mathrm{A}} U_{\mathrm{dc}}$$

- ► Average voltage $\overline{u}_{\rm BN}$ is obtained similarly
- ► Average output voltage

$$\overline{u} = (d_{\mathsf{A}} - d_{\mathsf{B}}) U_{\mathsf{dc}}$$



Outline


Full Bridge

Unipolar Pulse-Width Modulation

Synchronous Sampling and PWM Update Delay

Pulse-Width Modulation

- ▶ PWM generates the control signals q_A and q_B for the power switches
- ► Goal: switching-cycle averaged voltage \overline{u} equals the reference voltage u_{ref}
- ▶ Various PWM methods exist: they all give $\overline{u} = u_{\text{ref}}$ but produce different pulse patterns
- Unipolar PWM will be considered in the following




Duty Cycles

► Conditions $\overline{u}_{a} = u_{a,ref}$ and $d_{A} + d_{B} = 1$ lead to the duty cycles


$$\begin{split} d_{\mathsf{A}} &= \frac{1}{2} \left(1 + \frac{u_{\mathsf{ref}}}{U_{\mathsf{dc}}} \right) \\ d_{\mathsf{B}} &= \frac{1}{2} \left(1 - \frac{u_{\mathsf{ref}}}{U_{\mathsf{dc}}} \right) \end{split}$$

- ► Example in the figure: $u_{ref} = 0.5 U_{dc}$
- ▶ What are the duty cycles d_A and d_B ?
- ► How to generate the control signals q_A and q_B ?




Carrier Comparison

- Carrier comparison is often used for generating the control signals
 - ightharpoonup Triangular carrier with the period T_{sw}
 - ► Magnitude varies between 0 and 1
- ► If d is higher than the carrier, then q = 1 (otherwise q = 0)
- ► Same carrier for both d_A and d_B
- Next slide: step change in the voltage reference ($-0.5U_{dc} \rightarrow 0.75U_{dc}$)



There are various ways to scale the carrier waveform and the reference quantities. Using the carrier varying between 0 and 1 together with the duty cycle references is convenient in digital implementation.



Outline


Full Bridge

Unipolar Pulse-Width Modulation

Synchronous Sampling and PWM Update Delay

Digital Control System


- Current is measured for the feedback of the current controller
- ► Sampling is synchronized with the PWM
- Synchronized sampling effectively removes the switching ripple from the samples




Synchronous Sampling

- ▶ Voltage reference u_{ref} can be updated in the beginning and in the middle of the carrier (marked with the circles)
- Current samples (circles) can be taken at these same time instants
- Next slide: Current response is governed by


$$L\frac{\mathrm{d}i}{\mathrm{d}t} = u - e$$



Different variants of sampling synchronized with the PWM exist, while only one is presented here. Furthermore, it can be noticed that actually four current samples per carrier period could be taken without the current ripple in the case of the unipolar PWM.



Computational Delay in the PWM Update



- ▶ Duty ratios d_A and d_B are updated simultaneously (only d_A is shown)
- Computing new voltage (duty ratio) reference takes a finite time
- ▶ References calculated using the current samples at k will be applied at k+1
- This computational delay cannot be avoided in practice