

Synthesis Report

Mon Dec 4 15:09:03 2017

Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs

--> Parameter xsthdprdir set to xst

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs

--> Reading design: MIPS_TB.prj

TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
 - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
 - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
 - 8.1) Primitive and Black Box Usage
 - 8.2) Device utilization summary
 - 8.3) Partition Resource Summary
 - 8.4) Timing Report
 - 8.4.1) Clock Information
 - 8.4.2) Asynchronous Control Signals Information
 - 8.4.3) Timing Summary
 - 8.4.4) Timing Details
 - 8.4.5) Cross Clock Domains Report

* Synthesis Options Summary *

----- Source Parameters
Input File Name : "MIPS_TB.prj"
Ignore Synthesis Constraint File : NO

----- Target Parameters
Output File Name : "MIPS_TB"
Output Format : NGC
Target Device : xc7a100t-3-csg324

----- Source Options
Top Module Name : MIPS_TB
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction : YES
ROM Style : Auto
Resource Sharing : YES
Asynchronous To Synchronous : NO
Shift Register Minimum Size : 2
Use DSP Block : Auto
Automatic Register Balancing : No

----- Target Options
LUT Combining : Auto
Reduce Control Sets : Auto
Add IO Buffers : YES
Global Maximum Fanout : 100000
Add Generic Clock Buffer (BUFG) : 32
Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES

----- General Options
Optimization Goal : Speed
Optimization Effort : 1
Power Reduction : NO
Keep Hierarchy : No
Netlist Hierarchy : As Optimized
RTL Output : Yes
Global Optimization : AllClockNets
Read Cores : YES
Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : /
Bus Delimiter : <>
Case Specifier : Maintain
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5

* HDL Parsing *

Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\muxes.v" into library work
Parsing module .
Parsing module .
Parsing module .
Parsing module .
Parsing module .
Parsing module .
Parsing module .
Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\memory.v" into library work
Parsing module .
Parsing module .
Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\fetch.v" into library work
Parsing module .
Parsing module .
Parsing module .
Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\excuetion.v" into library work
Parsing module .
Parsing module .
Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\decode.v" into library work
Parsing module .
Parsing module .
Parsing module .
Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\mips.v" into library work
Parsing module .
Parsing module .

2 of 4

```
=====
HDL Synthesis Report
=====
Found no macro
=====

*                               Advanced HDL Synthesis                               *
=====

Advanced HDL Synthesis Report
=====
Found no macro
=====
```

```
=====
*               Low Level Synthesis               *
=====

Optimizing unit ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS_TB, actual ratio is 0.

Final Macro Processing ...

=====
Final Register Report
=====

Found no macro
=====

*               Partition Report               *
=====

Partition Implementation Status
-----

    No Partitions were found in this design.
-----

=====
*               Design Summary               *
=====

Top Level Output File Name      : MIPS_TB.ngc

Primitive and Black Box Usage:
-----

Device utilization summary:
-----

Selected Device : 7a100tcsg324-3

Slice Logic Utilization:

Slice Logic Distribution:
Number of LUT Flip Flop pairs used:      0
    Number with an unused Flip Flop:      0 out of      0
    Number with an unused LUT:            0 out of      0
    Number of fully used LUT-FF pairs:    0 out of      0
    Number of unique control sets:        0

IO Utilization:
Number of IOs:                          0
Number of bonded IOBs:                  0 out of    210    0%

Specific Feature Utilization:
-----

Partition Resource Summary:
-----

    No Partitions were found in this design.
-----

=====
Timing Report
=====

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
-----
No clock signals found in this design

Asynchronous Control Signals Information:
-----
No asynchronous control signals found in this design

Timing Summary:
-----
Speed Grade: -3

    Minimum period: No path found
    Minimum input arrival time before clock: No path found
    Maximum output required time after clock: No path found
    Maximum combinational path delay: No path found

Timing Details:
-----
All values displayed in nanoseconds (ns)

=====

Cross Clock Domains Report:
-----

=====

Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.10 secs

-->

Total memory usage is 370524 kilobytes

Number of errors   :    0 (    0 filtered)
Number of warnings :   18 (    0 filtered)
Number of infos    :    0 (    0 filtered)
```