
Preface:


This GUI is used for creating input files for our MIPS Verilog project such as instruction memory, data memory and register file. The app is integrated with iVerilog to simulate the Verilog modules and show output results. It is also can be used on Windows and Linux operating systems.


Prerequisites:

For Windows:

- Python 2.7: Please note that it won't work with Python 3
- <u>iVeriliog 10.0</u> or later: After this modify the environment variables by selecting **System** from the **Control Panel**, selecting **Advanced system settings**, and clicking **Environment Variables**.
 Edit **Path** system variable by creating new system variable with







To run: Double click on **assembler.py** or using Windows power shell command python2 assembler.py

For Linux:

• Python 2.7:

\$ sudo apt-get install python2.7 Please note that it won't work with Python 3

iVeriliog : \$sudo apt-get install iverilog

To run:

\$ python2 assembler.py

Usage:

- put the Verilog project files "*.v" files in the path of GUI
- Open an existing *.asm or *.txt file or use the input field editor.
- Then from **Export** menu:
- **Instruction memory** that will create a inst_mem.txt file with instructions machine code.
- Register file that will create a regs.txt file contain Regfile data.
- **Data memory** that will create a data_mem.txt file with contain DataMem data.
- The previous files are in hexadecimal and will be created in the same path of *.v files, please don't rename any of the as they will be used in Verilog modules
- From **File** menu -> **Execute** to start simulation and monitor the simulation outputs.
- You can also export the machine code to other destinations from Export -> Machine code.
- You can also save the input field contents in *.asm and *.txt extensions.

The expected output after enter an assembly code followed by filling the memories files will be:

