Synthesis Report

Mon Dec 4 16:58:47 2017

```
Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.71 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.71 secs
  --> Reading design: MIPS.prj
TABLE OF CONTENTS

1) Synthesis Options Summary
2) HDL Parsing
   3) HDL Elaboration
4) HDL Synthesis
4.1) HDL Synthesis Report
5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
6) Low Level Synthesis
7) Partition Report
8) Design Summary
8.1) Primitive and Black Box Usage
8.2) Device utilization summary
8.3) Partition Resource Summary
8.4) Timing Report
8.4.1) Clock Information
8.4.2) Asynchronous Control Si
    3) HDL Elaboration
                        8.4.1) Clock Information
8.4.2) Asynchronous Control Signals Information
8.4.3) Timing Summary
8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
                                              Synthesis Options Summary
 ---- Source Parameters
Input File Name : "MI
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name : "MI
Output Format : NGC
Target Device : xc7
---- Source Options : MIE
                                                                            "MIPS.prj"
                                                                  : "MIPS"
                                                                       : NGC
                                                                     : xc7a100t-3-csg324
Top Module Name
                                                                     : MTPS
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
                                                                       : YES
: Auto
Safe Implementation
                                                                       : No
Sate Implementation
FSM Style
RAM Extraction
RAM Style
ROM Extraction
Shift Register Extraction
                                                                        : LUT
                                                                       : Yes
                                                                       : Auto
ROM Style
                                                                       : Auto
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
                                                                       · YES
                                                                       : NO
Use DSP Block
Automatic Register Balancing
---- Target Options
                                                                       : Auto
---- Target Options
LUT Combining
Reduce Control Sets
Add IO Buffers
Global Maximum Fanout
Add Generic Clock Buffer(BUFG)
Register Duplication
Optimize Instantiated Primitives
                                                                       : Auto
                                                                       : 100000
                                                                       : YES
                                                                       : NO
Use Clock Enable
Use Synchronous Set
Use Synchronous Reset
                                                                        : Auto
                                                                       : Auto
                                                                       : Auto
Use Synchronous Reset
Pack IO Registers into IOBs
Equivalent register Removal
---- General Options
Optimization Goal
Optimization Effort
                                                                       : Auto
                                                                     : YES
                                                                       : Speed
                                                                       : NO
 Power Reduction
Keep Hierarchy
Netlist Hierarchy
                                                                       : As_Optimized
RTL Output
RTL Output
Global Optimization
Read Cores
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
                                                                       : AllClockNets
                                                                       : NO
                                                                       : NO
Case Specifier
Slice Utilization Ratio
BRAM Utilization Ratio
                                                                       : Maintain
                                                                      : 100
DSP48 Utilization Ratio
                                                                       : 100
Auto BRAM Packing
Slice Utilization Ratio Delta
______
                                                      HDL Parsing
Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\muxes.v" into library work Parsing module .
 Parsing module .
Parsing module
Parsing module
Parsing module
Parsing module
Parsing module
Parsing module
Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\memory.v" into library work
Parsing module .
Analyzing Verilog file "C:\Users\Diaa Ahmed\Documents\xlinx\mips1\fetch.v" into library work
Parsing module
Parsing module
```

Synthesis Report Page 2 of 18

```
Parsing module
 Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\excuetion.v" into library work
 Parsing module .
 Parsing module
 Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\decode.v" into library work
 Parsing module
Parsing module .
Parsing module .

Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\mips.v" into library work
Parsing module .
                                                                                              ______
                                                                HDL Elaboration
Elaborating module
 WARNING:HDLCompiler:1127 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\mips.v" Line 118: Assignment to MEMWBrs ignored, since the identifier is never used
Elaborating module .
Elaborating module
Elaborating module
Elaborating module
Elaborating module Elaborating module
Elaborating module .
Elaborating module
MARNING: HDDCompiler:1127 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\mips.v" Line 170: Assignment to shamt ignored, since the identifier is never used Elaborating module .
Elaborating module .
Elaborating module
Elaborating module
WARNING: HDLCompiler: 1127 - "C:\Users\Diaa Ahmed\Documents\xlinx\mips1\mips.v" Line 171: Assignment to zeroflag ignored, since the identifier is never used
Elaborating module . Elaborating module .
Elaborating module .
Elaborating module
                                                              HDL Synthesis
                                    -----
Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v".

INPO:Xst:3210 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 170: Output port of the instance is unconnected or connected to loadless signal. INFO:Xst:3210 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 170: Output port of the instance is unconnected or connected to loadless signal. INFO:Xst:3210 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 170: Output port of the instance is unconnected or connected to loadless signal. INFO:Xst:3210 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 170: Output port of the instance is unconnected or connected to loadless signal. INFO:Xst:3210 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 171: Output port of the instance is unconnected or connected to loadless signal. Found 32-bit register for signal .

Found 32-bit register for signal .

Found 32-bit register for signal .
         Found 32-bit register for signal
Found 32-bit register for signal
Found 12-bit register for signal
         Found 5-bit register for signal
Found 5-bit register for signal
Found 5-bit register for signal
         Found 32-bit register for signal
Found 12-bit register for signal
Found 32-bit register for signal
         Found 32-bit register for signal
         Found 5-bit register for signal
Found 5-bit register for signal
Found 1-bit register for signal
         Found 5-bit register for signal.
Found 32-bit register for signal.
Found 32-bit register for signal.
         Found 3-bit register for signal
Found 5-bit register for signal
Found 1-bit register for signal
        Found 1-bit register for signal .
Found 5-bit comparator equal for signal
Found 1-bit comparator equal for signal
Found 5-bit comparator equal for signal
         Found 5-bit comparator equal for signal Found 5-bit comparator equal for signal Found 5-bit comparator equal for signal
                                                                                                   created at line 157 created at line 158
                                                                                                   created at line 158
         Found 5-bit comparator equal for signal created at line 163
Found 5-bit comparator equal for signal created at line 164
Found 5-bit comparator equal for signal created at line 166
          Found 5-bit comparator equal for signal created at line 167
         Summary:
inferred 352 D-type flip-flop(s).
                   inferred 16 Comparator(s).
inferred 4 Multiplexer(s).
              synthesized.
\label{lem:continuous} Synthesizing \mbox{ Unit .} \\ Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\fetch.v". \\ \end{aligned}
         Summary:
                   no macro
Unit synthesized.

Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\fetch.v".
         Found 32-bit register for signal . Found 32-bit adder for signal created at line 21. Found 32-bit adder for signal created at line 29.
                    inferred 1 Adder/Subtractor(s).
inferred 32 D-type flip-flop(s).
                    inferred 1 Multiplexer(s).
Synthesizing Unit .
Synthesizing Unit.

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\fetch.v".

MemDepth = 255

WARNING:Xst:647 - Input > is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block ar WARNING:Xst:647 - Input > is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block ar WARNING:Xst:653 - Signal is used but never assigned. This sourceless signal will be automatically connected to value GND.

Found 256x32-bit single-port Read Only RAM for signal.
         Found 32-bit register for signal .
         Summary:
inferred 1 RAM(s).
inferred 32 D-type flip-flop(s).
```

Synthesis Report Page 3 of 18

```
Unit synthesized.
WARNING:Xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\decode.v" line 231. All outputs of instance of block are unconnected in block . Underlying 1
 Synthesizing Unit .
             Related source file is "C:\Users\Diaa Ahmed\Documents\xlinx\mips1\decode.v".
 WARNING:Xst:653 - Signal is used but never assigned. This sourceless signal will be automatically connected to value GND. Found 32-bit adder for signal created at line 204.
             Summarv:
                            inferred 1 Adder/Subtractor(s).
inferred 1 Multiplexer(s).
 Unit synthesized.
 Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\decode.v".
Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\decode.v".

WARNING:XS::647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and wARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in WARNING:XS::737 - Found 1-bit latch for signal >. Latches may be generated from incomplete case 
            Summary:
                           inferred 12 Latch(s).
 Unit synthesized.
 Synthesizing Unit
             Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\decode.v".

zero = 5'b00000
at = 5'b00001
                          v0 = 5!b00010
                         v0 = 5'b00010
v1 = 5'b00011
a0 = 5'b00100
a1 = 5'b00101
a2 = 5'b00110
a3 = 5'b00111
                          t0 = 5'b01000
                          t1 = 5'b01001
                         t2 = 5'b01010
                         t3 = 5'b01011
t4 = 5'b01100
t5 = 5'b01101
                         t6 = 5'b01110
                           +7 = 5!h01111
                         t7 = 5'b01111

s0 = 5'b10000

s1 = 5'b10001

s2 = 5'b10010

s3 = 5'b10011
                         s4 = 5'b10100
                          95 = 5!h10101
                         s5 = 5'b10101
s6 = 5'b10110
s7 = 5'b10111
t8 = 5'b11000
t9 = 5'b11001
k0 = 5'b11010
                         k1 = 5'b11011
                         gp = 5'b11100
sp = 5'b11101
             sp = 5'b11101
fp = 5'b11110
ra = 5'b11111
Found 1-bit register for signal .
Found 1-bit register for signal .
Found 1-bit register for signal .
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal Found 1-bit register for signal
              Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
             Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
              Found 1-bit register for signal
Found 1-bit register for signal
              Found 1-bit register for signal
             Found 1-bit register for signal .
Found 1-bit register for signal .
Found 1-bit register for signal .
```

Synthesis Report Page 4 of 18

Synthesis Report Page 5 of 18

Synthesis Report Page 6 of 18

Synthesis Report Page 7 of 18

Synthesis Report Page 8 of 18

Synthesis Report Page 9 of 18

Synthesis Report Page 10 of 18

Synthesis Report Page 11 of 18

Synthesis Report Page 12 of 18

```
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
 Found 1-bit register for signal
 Found 1-bit register for signal
 Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
 Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal Found 1-bit register for signal
 Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal
Found 1-bit register for signal.
Found 1-bit register for signal.
Found 1-bit register for signal.
Found 32-bit adder for signal created at line 67.
Found 32-bit 32-to-1 multiplexer for signal created at line 10.
Found 32-bit 32-to-1 multiplexer for signal created at line 11.
Found 1-bit tristate buffer for signal created at line 67.
Found 1-bit tristate buffer for signal created at line 67.
Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal
                                                                                                 created at line created at line
                                                                                                  created at line 6'
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                                                  created at line
created at line
created at line
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                                                   created at line 67 created at line 67
                                                                                                   created at line 6
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                                                   created at line 67
                                                                                                   created at line
created at line
 Found 1-bit tristate buffer for signal
                                                                                                   created at line 67
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                                                   created at line 67
created at line 67
Found 1-bit tristate buffer for signal
                                                                                                   created at line 67
Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal
                                                                                                 created at line 67
created at line 67
created at line 67
created at line 67
```

Synthesis Report Page 13 of 18

```
Found 1-bit tristate buffer for signal created at line 67
Found 1-bit tristate buffer for signal created at line 67
Found 1-bit tristate buffer for signal created at line 67
        Found 1-bit tristate buffer for signal
                                                                             created at line 67
       Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                             created at line 67
                                                                             created at line
        Found 1-bit tristate buffer for signal
                                                                             created at line
        Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal
                                                                             created at line
created at line
       Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                             created at line 67
                                                                             created at line
       Found 1-bit tristate buffer for signal
                                                                             created at line 6
       Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                             created at line
                                                                             created at line
       Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                             created at line 6'
                                                                             created at line
                                                                             created at line
        Found 1-bit tristate buffer for signal
                                                                             created at line
       Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal
                                                                             created at line 67
                                                                            created at line 67
                                                                             created at line 67
                                                                             created at line
created at line
        Found 1-bit tristate buffer for signal
                                                                             created at line 67
       Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal
                                                                             created at line
created at line
                                                                             created at line 67
                                                                             created at line created at line
       Found 1-bit tristate buffer for signal
                                                                             created at line 6
       Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                             created at line
created at line
       Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
Found 1-bit tristate buffer for signal
                                                                             created at line 6'
                                                                             created at line created at line
       Found 1-bit tristate buffer for signal
                                                                             created at line 67
       Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal
                                                                             created at line 67
                                                                           created at line 67
       Found 1-bit tristate buffer for signal Found 1-bit tristate buffer for signal
                                                                            created at line 67 created at line 67
        Summary:
               inferred
                                  1 Adder/Subtractor(s)
               inferred 1024 D-type flip-flop(s).
inferred 2 Multiplexer(s).
inferred 64 Tristate(s).
Unit synthesized.
Synthesizing Unit .
       Related source file is "C:\Users\Diaa Ahmed\Documents\xlinx\mips1\muxes.v".
        Found 32-bit 4-to-1 multiplexer for signal created at line 1
       Summary:
               inferred 1 Multiplexer(s).
Unit synthesized.
Synthesizing Unit
       Related source file is "C:\Users\Diaa Ahmed\Documents\xlinx\mips1\muxes.v".
       Summarv:
                inferred 1 Multiplexer(s).
Unit synthesized.
\label{lem:continuous} \begin{tabular}{ll} Synthesizing Unit . \\ Related source file is "C:\Users\Diaa\_Ahmed\Documents\xlinx\mips1\excuetion.v". \\ \end{tabular}
       Summary:
               no macro.
Unit synthesized.
Synthesizing Unit
       Related source file is "C:\Users\Diaa Ahmed\Documents\xlinx\mips1\muxes.v".
       Summary:
inferred 1 Multiplexer(s).
Unit synthesized.
Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\muxes.v".
       Summary:
               inferred 1 Multiplexer(s).
Unit synthesized.
Synthesizing Unit .
      Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\excuetion.v".
Found 32-bit subtractor for signal created at line 14.
Found 32-bit adder for signal created at line 13.
Found 32-bit shifter logical left for signal created at line 17
Found 32-bit shifter logical right for signal created at line 18
Found 32-bit shifter arithmetic right for signal created at line 19
       Found 32-bit 13-to-1 multiplexer for signal created at line 3.
Found 32-bit comparator greater for signal created at line 20
Found 32-bit comparator greater for signal created at line 21
       Found 1-bit comparator equal for signal created at line 27 Found 1-bit comparator not equal for signal created at line 27
        Summary:
inferred 2 Adder/Subtractor(s)
               inferred 4 Comparator(s).
inferred 13 Multiplexer(s).
inferred 3 Combinational logic shifter(s).
Unit synthesized.
Synthesized.

Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\memory.v".
WARNING:Xst:647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and
       Summary:
no macro.
Unit synthesized.
Synthesizing Unit
Synthesizing Unit.

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\memory.v".

MemDepth = 255

WARNING:Xst:647 - Input > is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block ar Found 256x32-bit single-port RAM for signal .

Found 32-bit register for signal .
       Summary:
inferred
               inferred 32 D-type flip-flop(s).
Unit synthesized.

Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\muxes.v".
```

Synthesis Report Page 14 of 18

```
Summary:  \qquad \text{inferred} \qquad 2 \text{ Multiplexer(s).} \\ \text{Unit synthesized.} 
 Synthesizing Unit
               Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mips1\muxes.v".
               Summary:
                              inferred 1 Multiplexer(s).
 HDL Synthesis Report
  Macro Statistics
    256x32-bit single-port RAM
    256x32-bit single-port Read Only RAM
Adders/Subtractors
     32-bit adder
32-bit subtractor
     1-bit register
     12-bit register
     3-bit register
32-bit register
                                                                                                                                                                                          : 44
      5-bit register
     Latches
1-bit latch
      Comparators
                                                                                                                                                                                           : 20
     1-bit comparator equal
1-bit comparator not equal
      32-bit comparator greater
     5-bit comparator equal
Multiplexers
     12-bit 2-to-1 multiplexer
    2-bit 2-to-1 multiplexer
32-bit 2-to-1 multiplexer
                                                                                                                                                                                                21
      32-bit 32-to-1 multiplexer
     32-bit 4-to-1 multiplexer
5-bit 2-to-1 multiplexer
      Logic shifters
    32-bit shifter arithmetic right
32-bit shifter logical left
32-bit shifter logical right
   # Tristates
                                                                                                                                                                                                64
         -bit tristate buffer
   # Xors
    32-bit xor2
   INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduc
                                                                               Advanced HDL Synthesis
  INFO:Xst:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
 INFO:Xst:2261 - The FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                              (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
 WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
 WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                                without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:XSt:1710 - FF/Latch
 WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                                (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
 WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                                (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
 WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                               (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
 WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                               (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch (without init value) has a constant val WARNING:Xst:1710 - FF/Latch (without init value) has a constant val WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block
 WARNING:Xst:2677 - Node of sequential type is unconnected in block .

Synthesizing (advanced) Unit .

INFO:Xst:3226 - The RAM will be implemented as a BLOCK RAM, absorbing the following register(s):
                | ram_type
                                  aspect ratio | 256-word x 32-bit mode | write-first
                                  mode
                                  clkA
                                                                                     | Write-Tilst | Connected to signal | rise | connected to signal | high | connected to signal > |
                                  weA
addrA
                                                                                     | connected to signal
                                  diA
                                                                                                                                                                                                -
                                                                                                                                                                                                                                    1
                                                                                     | connected to signal
| connected to internal node
                                  doregrstA
                                                                                     reset value
```

Synthesis Report Page 15 of 18

```
Unit synthesized (advanced).
 WARNING:Xst:2677 - Node of sequential type is unconnected in block . WARNING:Xst:2677 - Node of sequential type is unconnected in block .
 WARNING:Xst:2677 - Node
                                                                                 of sequential type is unconnected in block
  WARNING:Xst:2677 - Node
WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block WARNING:Xst:2677 - Node of sequential type is unconnected in block
                                                                                 of sequential type is unconnected in block
 Advanced HDL Synthesis Report
   256x32-bit single-port block Read Only RAM
256x32-bit single-port distributed RAM
Adders/Subtractors
    32-bit adder
    32-bit subtractor
      Registers
                                                                                                                                                                                    : 1398
    Flip-Flops
                                                                                                                                                                                  : 1398
      Comparators
                                                                                                                                                                                   : 20
    1-bit comparator equal
1-bit comparator not equal
    32-bit comparator greater
5-bit comparator equal
Multiplexers
   1-bit 2-to-1 multiplexer
1-bit 32-to-1 multiplexer
1-bit 32-to-1 multiplexer
12-bit 2-to-1 multiplexer
                                                                                                                                                                                     : 64
     2-bit 2-to-1 multiplexer
     32-bit 2-to-1 multiplexer
                                                                                                                                                                                     . 20
      32-bit 4-to-1 multiplexer
     5-bit 2-to-1 multiplexer
     Logic shifters
32-bit shifter arithmetic right
     32-bit shifter logical left
    32-bit shifter logical right
   _____
                                                                                    Low Level Synthesis
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
 WARNING: Xst:1710 - FF/Latch
                                                                                              (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block
                                                                                                                                                                                                                                                                                          This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch
                                                                                                                                                                                                                                                                                          This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process.
                                                                                             (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                              (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block
                                                                                                                                                                                                                                                                                          This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                              (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block
                                                                                                                                                                                                                                                                                          This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process.
                                                                                              (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block (without init value) has a constant value of 0 in block
                                                                                                                                                                                                                                                                                     . This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process.
WARNING: Xst:1710 - FF/Latch
WARNING:Xst:1/10 - FF/Latch
WARNING:Xst:1710 - FF/Latch
                                                                                             (without init value) has a constant value of 0 in block. (without init value) has a constant value of 0 in block. (without init value) has a constant value of 0 in block. (without init value) has a constant value of 0 in block.
                                                                                                                                                                                                                                                                                          This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process. This FF/Latch will be trimmed during the optimization process.
                                                                                            (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process. (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING: Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
 WARNING:XSt::/10 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:XSt::1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:XSt::1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
WARNING:XSt::1710 - FF/Latch (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during the optimization process.
INFO:XSt::2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt::2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
WARNING:Xst:1710 - FF/Latch
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed:
INFO:XSt:2261 - The FF/Lat
Optimizing unit ...
 Optimizing unit
 Optimizing unit ...
WARNING:Xst:1710 - FF/Latch (without init value) has a constant value of 0 in block . This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                      (without init value) has a constant value of 0 in block . This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block . This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block . This FF/Latch will be trimmed during
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                       (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block .
                                                                                                                                                                                                                                                                                                                                                                                                 This FF/Latch will be trimmed during This FF/Latch will be trimmed during
                                                                                                                                                                                                                                                                                                                                                                                                   This FF/Latch will be trimmed during
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                        (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block .
                                                                                                                                                                                                                                                                                                                                                                                                 This FF/Latch will be trimmed during
This FF/Latch will be trimmed during
This FF/Latch will be trimmed during
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                        (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block .
                                                                                                                                                                                                                                                                                                                                                                                                 This FF/Latch will be trimmed during This FF/Latch will be trimmed during This FF/Latch will be trimmed during
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                       (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block .
                                                                                                                                                                                                                                                                                                                                                                                                   This FF/Latch will be trimmed during
                                                                                                                                                                                                                                                                                                                                                                                                  This FF/Latch will be trimmed during
This FF/Latch will be trimmed during
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                                                                                                                                                                                                                  This FF/Latch will be trimmed during
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                        (without init value) has a constant value of 0 in block . (without init value) has a constant value of 0 in block .
                                                                                                                                                                                                                                                                                                                                                                                                  This FF/Latch will be trimmed during
This FF/Latch will be trimmed during
                                                                                                                                                                                                      (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during
 WARNING: Xst: 1895 - Due to other FF/Latch trimming, FF/Latch
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
```

Synthesis Report Page 16 of 18

```
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                                                                                                           (without init value) has a constant value of 0 in block . This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block . This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block . This FF/Latch will be trimmed during
     WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                                                                                                             (without init value) has a constant value of 0 in block
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     This FF/Latch will be trimmed during
                                                                                                                                                                                                                                                                                           (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during (without init value) has a constant value of 0 in block. This FF/Latch will be trimmed during
    WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    This FF/Latch will be trimmed during
This FF/Latch will be trimmed during
    WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch
  WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequential type is unconnected in block WARNING:X8t:2677 - Node of sequentia
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is unconnected in block .
WARNING:Xst:2677 - Node of sequential type is
      INFO:Xst:2261 - The FF/Latch in Unit is equivalent to the following FF/Latch, which will be removed :
   INFO:AST:Z201 - Interproduct in ourse to annual Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 4.
    Final Register Report
Macro Statistics
# Registers
        Flip-Flops
                                                                                                                                  Partition Report
      Partition Implementation Status
            No Partitions were found in this design.
                                                                                                                                     Design Summary
      Top Level Output File Name
                                                                                                                                                                 : MIPS.ngc
     Primitive and Black Box Usage:
                                   GND
                                                                                                                                                                    : 10
                                   LUT3
                                                                                                                                                                     : 128
                                   LUT4
LUT5
                                                                                                                                                                      : 109
                                                                                                                                                                    : 207
: 1005
                                    LUT6
                                                                                                                                                                     : 110
                                   MUXCY
                                     VCC
                                     XORCY
                                                                                                                                                                        - 80
            FlipFlops/Latches
                                                                                                                                                                     : 254
                                     FD
                                   FDE
FDE_1
                                   LD
                                                                                                                                                                              11
           RAMS
                                                                                                                                                                             33
                                    RAM256X1S
                                      RAMB18E1
            Clock Buffers
            BUFGP
IO Buffers
                                   OBUF
      Device utilization summary:
    Selected Device: 7a100tcsg324-3
```

Synthesis Report Page 17 of 18

```
Slice Logic Utilization:
                                                                                                                   1273 out of 126800
  Number of Slice Registers:
Number of Slice LUTs:
                                                                                                                    1636 out of
1508 out of
                                                                                                                                                             63400
                                                                                                                                                                                            2%
           Number used as Logic:
Number used as Memory:
                                                                                                                    1508
128
                                                                                                                                                              63400
                                                                                                                                     out of
                    Number used as RAM:
                                                                                                                       128
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
       Number with an unused Flip Flop:
Number with an unused LUT:
Number of fully used LUT-FF pairs:
Number of unique control sets:
                                                                                                                    1439 out of
                                                                                                                                     out of
out of
                                                                                                                          35
 TO Utilization:
  Number of IOs:
Number of bonded IOBs:
                                                                                                                       129 out of
                                                                                                                                                                   210
                                                                                                                                                                                         61%
 Number of Block RAM/FIFO:
Number using Block RAM only:
                                                                                                                          1 out of
  Number of BUFG/BUFGCTRLs:
                                                                                                                            1 out of
                                                                                                                                                                  32
                                                                                                                                                                                           3%
Partition Resource Summary:
    No Partitions were found in this design.
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE. Clock Information:
 Dec/CU/Opcode[5]_GND_6_o_Select_37_o(Dec/CU/Opcode[5]_GND_6_o_Select_37_o4:0)| NONE(*)(Dec/CU/ControlLines_0)| 11
(*) This 1 clock signal(s) are generated by combinatorial logic, and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in c
 Asynchronous Control Signals Information:
                                                                                                          | Buffer(FF name)
                                                                                                        | NONE(Fetch/MyInst/Mram_InstructionMem1)| 2
N1 (XST GND:G)
Timing Summary:
Speed Grade: -3
         Minimum period: 6.349ns (Maximum Frequency: 157.515MHz)
        Minimum input arrival time before clock: No path found Maximum output required time after clock: 5.893ns Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default period analysis for Clock 'Clk' Clock period: 6.349ns (frequency: 157.515MHz)
Total number of paths / destination ports: 1511362 / 2610
                                                             3.174ns (Levels of Logic = 12)
Dec/RegFile/Registers_ff_925_2 (FF)
      Destination:
                                                             Fetch/PC1/OutputAddress_9 (FF)
      Source Clock: Clk falling
Destination Clock: Clk rising
     {\tt Data\ Path:\ Dec/RegFile/Registers\_ff\_925\_2\ to\ Fetch/PC1/OutputAddress\_9}
                                                       fanout Delay Delay Logical Name (Net Name)
                                                                                                                 0.516 Dec/RegFile/Registers_ff_925_2 (Dec/RegFile/Registers_ff_925_2)
0.556 Dec/RegFile/mux22_9 (Dec/RegFile/mux22_9)
0.000 Dec/RegFile/mux22_3 (Dec/RegFile/mux22_3)
0.299 Dec/RegFile/mux22_2_f7 (Dec/RegFile/ReadData1<2>1)
0.000 Fetch/PC1/Mmux_OutputAddress[31] InputAddress[31] mux_6_OUT_rs_lut<2> (Fetch/PC1/Mmux_OutputAddress[31] InputAddress[31] mux_6_OUT_rs_cy<2> (Fetch/PC1/Mmux_OutputAddress[31] InputAddress[31] mux_6_OUT_rs_cy<3> (Fetch/PC1/Mmux_OutputAddress[31] InputAddress[31] mux_6_OUT_rs_cy<3> (Fetch/PC1/Mmux_OutputAddress[31] InputAddress[31] mux_6_OUT_rs_cy<3> (Fetch/PC1/Mmux_OutputAddress[31] InputAddress[31] mux_6_OUT_rs_cy<4> (Fetch/PC1/Mmux_OutputAddress[31] InputAddress[31] mux_6_OUT_rs_cy<5> (Fetch/PC1/Mmux_OutputAddress[31] InputAddress[31] mux_6_OUT_rs_cy<
              FDE 1:C->Q
                                                                               2
                                                                                           0.364
              LUT5:I2->0
LUT6:I2->0
                                                                                           0.097
               MUXF7:I1->0
                                                                                           0 279
              LUT6:I5->0
MUXCY:S->0
                                                                                          0.097
               MUXCY:CI->O
                                                                                           0.023
              MUXCY:CI->O
MUXCY:CI->O
                                                                                            0.023
               MUXCY:CI->O
                                                                                           0.023
              MUXCY:CI->O
MUXCY:CI->O
                                                                                          0.023
               XORCY:CI->O
                                                                                           0.370
                                                                                                                 0.000
                                                                                            0.008
           Total
                                                                                          3.174ns (1.803ns logic, 1.371ns route)
                                                                                                                    (56.8% logic, 43.2% route)
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
     Total number of paths / destination ports: 1364364 / 128
Offset:
                                                             5.893ns (Levels of Logic = 29)
                                                             IDEXrs_4 (FF)
ALUresult<31> (PAD)
      Destination:
      Source Clock:
                                                             Clk rising
     Data Path: IDEXrs_4 to ALUresult<31>
                                                  fanout
                                                                                      Delay
           Cell:in->out
                                                                                                                   Delay Logical Name (Net Name)
                                                                                                                                       | IDEXTs 4 | (IDEXTs 4) | GND 1 o EXEMEMWriteReg[4] AND 4 o1 | (GND 1 o EXEMEMWriteReg[4] AND 4 o1 | (GND 1 o EXEMEMWriteReg[4] AND 4 o2 | (GND 1 o EXEMEMBRITEREGE AND 4 o EXEMEMBRITER
                                                                                            0.361
                                                                                                                    0.693
0.295
              LUT3:I2->0
                                                                            13
                                                                                          0.097
                                                                                                                    0.435
                                                                                          0.097
               LUT6:I4->0
                                                                                                                    0.383
              LUT6:I5->0
LUT4:I3->0
                                                                                                                    0.328
                                                                                            0.097
                                                                                                                    0.000
              MUXCY:S->O
MUXCY:CI->O
                                                                                                                    0.000
                                                                                            0.353
               MUXCY:CI->O
                                                                                            0.023
                                                                                                                    0.000
```

Synthesis Report Page 18 of 18

```
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<15> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<16>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<16>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<17>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<17>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<18> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<18>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<18> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<18>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<18> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<18>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.000 Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20> (Exexcution/MyALU/Msub A[31] B[31] sub 4 OUT cy<20>)
0.
                MUXCY:CI->O
                                                                                    1 0.023
                MUXCY:CI->O
MUXCY:CI->O
                                                                                               0.023
                 MUXCY:CI->O
                                                                                                 0.023
                MUXCY:CI->O
MUXCY:CI->O
                                                                                                 0.023
                                                                                                 0.023
                 MUXCY:CI->O
                                                                                                 0.023
                 MUXCY:CI->O
                                                                                                 0.023
                MUXCY:CI->O
                                                                                                0.023
                MUXCY:CI->O
MUXCY:CI->O
                                                                                                 0.023
                MUXCY:CI->O
                                                                                                 0.023
                 MIIXCY · CT -> O
                                                                                                0.023
                                                                                                 0.023
                                                         1 0.023
2 0.370
1 0.097
0 0.353
2 0.370
2 0.097
                XORCY:CI->O
                 LUT6:15->0
                XORCY:CI->O
                LUT6:I5->0
                OBUF:I->O
                                                                                                 0.000
                                                                                                                                                ALUresult_31_OBUF (ALUresult<31>)
                                                        5.893ns (2.877ns logic, 3.016ns route)
(48.8% logic, 51.2% route)
             Total
 Cross Clock Domains Report:
 Clock to Setup on destination clock Clk
                                                                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
|Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
    CIK | 5.618| 3.174| 2.554|
Dec/CU/Opcode[5]_GND_6_o_Select_37_o| | 4.175|
 Clock to Setup on destination clock Dec/CU/Opcode[5]_GND_6_o_Select_37_o
 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
  Total REAL time to Xst completion: 25.00 secs
 Total CPU time to Xst completion: 25.26 secs
Total memory usage is 335132 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 188 ( 0 filtered)
Number of infos : 18 ( 0 filtered)
```