Test Cases

1 - Normal Test Cases:

1) Assembly Format

Binary Format

0000001000110010100000000100000
000000101001011011001100000100010
0011011000110001000000000001010
00100010010100100000000000001010
0000000000101001010000010000000
0000000000101011010100010000011
00000010111100001011000000101010
00110001001010000000000000001010
1000110101001001000000000010100
101011011000101000000000000000000000000
0011110000001101000000001100100

```
Registers[8] <= 0; /* $t0 */
                                        memory[0] = 0
Registers[9] <= 2; /* $t1 */
                                          memory[1] = 0
Registers[10] <= 4; /* $t2 */
                                          memory[2] = 0
Registers[11] <= 70;/* $t3 */
                                         memory[3] = 0
Registers[12] <= 6; /* $t4 */
                                         memory[4] = 0
Registers[13] <= 0; /* t5 */
                                         memory[5] = 0
Registers[14] <= 90;
                                         memory[6] = 0
Registers[15] <= 0;
                                          memory[7] = 0
Registers[16] <= 5; /* $s0 */
                                          memory[8] = 0
Registers[17] <= 2; /* $s1 */
                                          memory[9] = 0
Registers[18] <= 1; /* $s2 */
                                         memory[10] = 0
Registers[19] <= 0; /* $s3 */
                                         memory[11] = 0
Registers[20] <= 5; /* $s4 */
                                          memory[12] = 0
Registers[21] <= 32'hf0000000;/* $s5 */ memory[13] = 0
Registers[22] <= 0; /* s6 */
                                          memory[14] = 0
Registers[23] <= 2; /* s7 */
                                          memory[15] = 0
Registers[24] <= 0;/* $t8 */
                                          memory[16] = 0
Registers[25] <= 0;
                                          memory[20] = 0
Registers[26] <= 0;
                                          memory[21] = 0
Registers[27] <= 0;
                                         memory[22] = 0
Registers[28] <= 0;
                                         memory[23] = 0
Registers[29] <= 0;
                                          memory[24] = 20
```

Expected outputs:

```
s0 = 3

s3 = -35

s1 = 10

s2 = 11

s4 = 20

s5 = 0xfc

s6 = 1


t0 = 2

t1 = 20

memory[6] = 4

t5 = 0x0064
```

Actual outputs:



Memory:

Testing Branch and Jump:

2) Assembly Format

InstrucionMem[2] = beq \$s1,\$s2,label

InstrucionMem[3] = add \$s3,\$s4,\$t0

InstrucionMem[14] = label : add \$s3,\$s4,\$s5

Binary Format

00010010001100100000000000001010


00000010100010001001100000100000

00000010100101011001100000100000

```
Registers[8] <= 7; /* $t0 */
Registers[9] <= 0; /* $t1 */
Registers[10] <= 0; /* $t2 */
Registers[11] <= 0;/* $t3 */
Registers[12] <= 0; /* $t4 */
Registers[13] <= 0; /* t5 */
Registers[14] <= 0;
Registers[15] <= 0;
Registers[16] <= 0; /* $s0 */
Registers[17] <= 2; /* $s1 */
Registers[18] <= 2; /* $s2 */
Registers[19] <= 0; /* $s3 */
Registers[20] <= 5; /* $s4 */
Registers[21] <= 5;/* $s5 */
Registers[22] <= 0; /* s6 */
Registers[23] <= 0; /* s7 */
Registers[24] <= 0;/* $t8 */
```

Expected outputs:

s3 = 10



InstrucionMem[0] = bnq \$s1,\$s2,label

InstrucionMem[15] = label : addi \$s3,\$s3,10

Registers[8] <= 0; /* \$t0 */ Registers[9] <= 0; /* \$t1 */ Registers[10] <= 0; /* \$t2 */ Registers[11] <= 0;/* \$t3 */ Registers[12] <= 0; /* \$t4 */ Registers[13] <= 0; /* t5 */ Registers[14] <= 0; Registers[15] <= 0; Registers[16] <= 0; /* \$s0 */ Registers[17] <= 3; /* \$s1 */ Registers[18] <= 4; /* \$s2 */ Registers[19] <= 0; /* \$s3 */ Registers[20] <= 0; /* \$s4 */ Registers[21] <= 0;/* \$s5 */ Registers[22] <= 0; /* s6 */ Registers[23] <= 0; /* s7 */ Registers[24] <= 0;/* \$t8 */

InstrucionMem[1] = add \$s3,\$s1,\$s2


00010110001100100000000000001101 00000010001100101001100000100000

Binary Format

001000100111001100000000000001010

Expected outputs:

s3 = 10



InstrucionMem[1] = j label

InstrucionMem[2] = add \$s3,\$s4,\$t0

InstrucionMem[21] = label : add \$s0,\$s1,\$s2

Binary Format

00001000000000000000000000010011


00000010100010001001100000100000

00000010001100101000000000100000

```
Registers[8] <= 7; /* $t0 */
Registers[9] <= 0; /* $t1 */
Registers[10] <= 0; /* $t2 */
Registers[11] <= 0;/* $t3 */
Registers[12] <= 0; /* $t4 */
Registers[13] <= 0; /* t5 */
Registers [14] \leftarrow 0;
Registers[15] <= 0;
Registers[16] <= 0; /* $s0 */
Registers[17] <= 2; /* $s1 */
Registers[18] <= 2; /* $s2 */
Registers[19] <= 0; /* $s3 */
Registers[20] <= 5; /* $s4 */
Registers[21] <= 5;/* $s5 */
Registers[22] <= 0; /* s6 */
Registers[23] <= 0; /* s7 */
Registers[24] <= 0;/* $t8 */
```

Expected outputs:

$$s0 = 4$$
, $s3 = 0$



InstrucionMem[1] = jr \$t5

InstrucionMem[2] = add \$t2,\$s1,\$s2

InstrucionMem[19] = add \$s0,\$s1,\$s2

Binary Format

0000001101000000000000000001000


00000010001100100101000000100000

00000010001100101000000000100000

```
Registers[8] <= 7; /* $t0 */
Registers[9] <= 0; /* $t1 */
Registers[10] <= 0; /* $t2 */
Registers[11] <= 0;/* $t3 */
Registers[12] <= 0; /* $t4 */
Registers[13] <= 76; /* t5 */
Registers[14] <= 0;
Registers[15] <= 0;
Registers[16] <= 0; /* $s0 */
Registers[17] <= 2; /* $s1 */
Registers[18] <= 2; /* $s2 */
Registers[19] <= 0; /* $s3 */
Registers[20] <= 5; /* $s4 */
Registers[21] <= 5;/* $s5 */
Registers[22] <= 0; /* s6 */
Registers[23] <= 0; /* s7 */
Registers[24] <= 0;/* $t8 */
Registers[25] <= 0;
Registers[26] <= 0;
Registers[27] <= 0;
Registers[28] <= 0;
```

Expected outputs:

$$s0 = 4$$
, $t2 = 0$



InstrucionMem[1] = jal L

InstrucionMem[2] = add \$t2,\$s1,\$s2

InstrucionMem[21] = L: add \$s0,\$s1,\$s2

```
Registers[8] <= 7; /* $t0 */
Registers[9] <= 0; /* $t1 */
Registers[10] <= 0; /* $t2 */
Registers[11] <= 0;/* $t3 */
Registers[12] <= 0; /* $t4 */
Registers[13] <= 76; /* t5 */
Registers[14] <= 0;
Registers[15] <= 0;
Registers[16] <= 0; /* $s0 */
Registers[17] <= 2; /* $s1 */
Registers[18] <= 2; /* $s2 */
Registers[19] <= 0; /* $s3 */
Registers[20] <= 5; /* $s4 */
Registers[21] <= 5;/* $s5 */
Registers[22] <= 0; /* s6 */
Registers[23] <= 0; /* s7 */
Registers[24] <= 0;/* $t8 */
Registers[25] <= 0;
Registers[26] <= 0;
Registers[27] <= 0;
Registers[28] <= 0;
```

Binary Format


000011000000000000000000000010011

00000010001100100101000000100000

00000010001100101000000000100000

Expected outputs:

$$s0 = 4$$
, $t2 = 0$, $ra = 8$



2 - Test Cases with Data Hazards:

1) Assembly Format

InstrucionMem[1] = add \$s0,\$s2,\$s1

InstrucionMem[2] = add \$s4,\$s0,\$s3

InstrucionMem[3] = add \$s5,\$s4,\$s0

Binary Format

00000010010100011000000000100000


00000010001100100101000000100000

00000010001100101000000000100000

```
Registers[16] <= 0; /* $s0 */
Registers[17] <= 5; /* $s1 */
Registers[18] <= 3; /* $s2 */
Registers[19] <= 6; /* $s3 */
Registers[20] <= 0; /* $s4 */
Registers[21] <= 0; /* $s5 */
Registers[22] <= 0; /* s6 */
Registers[23] <= 0; /* s7 */
Registers[24] <= 0; /* $t8 */
```

Expected outputs:

$$s0 = 8$$
, $s4 = 14$, $s5 = 24$



InstrucionMem[1] = Iw \$s0,0(\$s1)

InstrucionMem[2] = add \$s4,\$s0,\$s3

InstrucionMem[3] = add \$s5,\$s4,\$s0

Binary Format


00000010001100100101000000100000

00000010001100101000000000100000

```
Registers[8] <= 0; /* $t0 */
                                             memory[0] = 0
Registers[9] <= 0; /* $t1 */
                                             memory[1] = 0
Registers[10] <= 0; /* $t2 */
                                             memory[2] = 0
Registers[11] <= 0;/* $t3 */
                                             memory[3] = 0
Registers[12] <= 0; /* $t4 */
                                             memory[4] = 0
Registers[13] <= 0; /* t5 */
                                             memory[5] = 8
Registers[14] <= 0;
                                             memory[6] = 0
Registers[15] <= 0;
                                             memory[7] = 0
Registers[16] <= 0; /* $s0 */
                                             memory[8] = 0
Registers[17] <= 5; /* $s1 */
                                             memory[9] = 0
Registers[18] <= 3; /* $s2 */
                                             memory[10] = 0
Registers[19] <= 6; /* $s3 */
                                             memory[11] = 0
Registers[20] <= 0; /* $s4 */
                                             memory[12] = 0
Registers[21] <= 0;/* $s5 */
                                             memory[13] = 0
Registers[22] <= 0; /* s6 */
                                             memory[14] = 0
Registers[23] <= 0; /* s7 */
                                            memory[15] = 0
Registers[24] <= 0;/* $t8 */
                                             memory[16] = 0
Registers[25] <= 0;
                                             memory[20] = 0
Registers[26] <= 0;
                                             memory[21] = 0
                                             memory[22] = 0
Registers[27] <= 0;
Registers[28] <= 0;
                                             memory[23] = 0
```

Expected outputs:

$$s0 = 8$$
, $s4 = 14$, $s5 = 24$



InstrucionMem[1] = Iw \$s0.0(\$s1)

InstrucionMem[2] = sw \$s2,0(\$s0)

InstrucionMem[3] = lw \$t0,0(\$t1)


Binary Format

Registers[8] <= 0; /* \$t0 */ memory[0] = 0Registers[9] <= 9; /* \$t1 */ memory[1] = 0Registers[10] <= 0; /* \$t2 */ memorv[2] = 0Registers[11] <= 0;/* \$t3 */ memory[3] = 0Registers[12] <= 0; /* \$t4 */ memory[4] = 0Registers[13] <= 0; /* t5 */ memory[5] = 8Registers[14] <= 0; memory[6] = 0Registers[15] <= 0; memory[7] = 0Registers[16] <= 0; /* \$s0 */ memory[8] = 0Registers[17] <= 5; /* \$s1 */ memory[9] = 0Registers[18] <= 9; /* \$s2 */ memory[10] = 0Registers[19] <= 0; /* \$s3 */ memory[11] = 0Registers[20] <= 0; /* \$s4 */ memory[12] = 0Registers[21] <= 0;/* \$s5 */ memory[13] = 0Registers[22] <= 0; /* s6 */ memory[14] = 0Registers[23] <= 0; /* s7 */ memory[15] = 0Registers[24] <= 0;/* \$t8 */ memory[16] = 0


Expected outputs:

s0 = 8, t0 = 9, memory[8]=9

Actual outputs:



Memory:



Binary Format

InstrucionMem[1] = lw \$s1, 5(\$s3)

10001110011100010000000000000101

InstrucionMem[2] = lw \$t0, 10(\$s1)


10001110001010000000000000001010

InstrucionMem[3] = lw \$s2, 0(\$t0))

```
Registers[8] <= 0; /* $t0 */
                                             memory[0] = 0
Registers[9] <= 0; /* $t1 */
                                             memory[1] = 0
Registers[10] <= 0; /* $t2 */
                                             memory[2] = 0
Registers[11] <= 0;/* $t3 */
                                             memory[3] = 0
Registers[12] <= 0; /* $t4 */
                                             memory[4] = 0
Registers[13] <= 0; /* t5 */
                                             memory[5] = 0
Registers[14] <= 0;
                                             memory[6] = 0
Registers[15] <= 0;
                                             memory[7] = 6
Registers[16] <= 0; /* $s0 */
                                             memory[8] = 0
Registers[17] <= 0; /* $s1 */
                                             memory[9] = 0
Registers[18] <= 0; /* $s2 */
                                             memory[10] = 15
Registers[19] <= 2; /* $s3 */
                                             memorv[11] = 0
Registers[20] <= 0; /* $s4 */
                                             memory[12] = 0
Registers[21] <= 0;/* $s5 */
                                             memory[13] = 0
Registers[22] <= 0; /* s6 */
                                             memory[14] = 0
Registers[23] <= 0; /* s7 */
                                             memory[15] = 0
Registers[24] <= 0;/* $t8 */
                                             memory[16] = 10
Registers[25] <= 0;
                                             memory[20] = 0
```

Expected outputs:

s1 = 6, t0 = 10, s2=15



Binary Format

add \$s1, \$s2, \$s3 add \$s1, \$s1, \$s4 00000010010100111000100000100000

00000010001101001000100000100000

sub \$s5, \$s5, \$s1

00000010101100011010100000100010


```
Registers[zero] <= 0; //Incase if
                                      Memory[0] <= 15;
                                                                /ly
Registers[at] <= 0;
                                       Memory[1] <= 8;
Registers[v0] <= 32'h000000002;
                                      Memory[2] <= 0;
Registers[v1] <= 32'h00000004;
                                      Memory[3] \le 0;
Registers[a0] <= 32'h00000500;
                                      Memory[4] \le 0;
Registers[al] <= 32'h00000070;
                                      Memory[5] <= 5;
Registers[a2] <= 32'h00000008;
                                       Memory[6] <= 0;
Registers[a3] <= 32'h00000060;
                                       Memory[7] <= 0;
Registers[t0] <= 12;
                                      Memory[8] <= 0;
Registers[t1] <= 10;
                                      Memory[9] <= 0;
                                     Memory[10] <= 10;
Memory[11] <= 0;
Memory[12] <= 0;
Registers[t2] <= 30;
Registers[t3] <= 70;
Registers[t4] <= 6;
Registers[t5] <= 100;
                                      Memory[13] <= 0;
Registers[t6] <= 32'h000000090;
Registers[t7] <= 32'h000000000;
Registers[s0] <= 32'h000000005;
                                    Memory[14] <= 76;
                                      Memory[15] <= 12;
                                     Memory[16] <= 0;
Registers[sl] <= 17;
                                      Memory[17] <= 35;
Registers[s2] <= 18;</pre>
                                      Memory[18] <= 44;
Registers[s3] <= 17;
                                      Memory[19] <= 0;
                                      Memory[20] <= 20;
Registers[s4] <= 32'h00000005;
Registers[s5] <= 40;
                                       Memory[21] <= 0;
Registers[s6] <= 0;
                                      Memory[22] <= 0;
Registers[s7] <= 45;
                                      Memory[23] <= 1;
Registers[t8] <= 14;
                                      Memory[24] <= 0;
Registers[t9] <= 32'h00000000;
                                     Memory[25] <= 0;
Registers[k0] <= 32'h00000000;
                                      Memory[26] <= 26;
Registers[kl] <= 32'h000000000;
                                      Memory[27] \le 0;
Registers[gp] <= 32'h000000000;
                                      Memory[35] <= 77;
Registers[sp] <= 32'h000000000;
                                       Memory[29] <= 0;
Registers[fp] <= 32'h00000000;
                                      Memory[44] <= 0;
Registers[ra] <= 0;
                                       Memory[45] <= 47;
                                       Memory [46] <= 50;
                                        Memory[246] <= 250;
```

Expected outputs:

S1 = 40

S5=0

Actual outputs:



6) Assembly Format

Binary Format

lw \$s1,0(\$s2)

sw \$s1,0(\$s4)

```
Registers[zero] <= 0; //Incase if
                                                                 /ly
                                       Memory[0] <= 15;
Registers[at] <= 0;
                                       Memory[1] <= 8;
Registers[v0] <= 32'h00000002;
                                      Memory[2] <= 0;
Registers[v1] <= 32'h00000004;
                                      Memory[3] <= 0;
Registers[a0] <= 32'h00000500;
                                       Memory[4] <= 0;
                                      Memory[5] <= 5;
Memory[6] <= 0;
Memory[7] <= 0;
Registers[al] <= 32'h00000070;
Registers[a2] <= 32'h00000008;
Registers[a3] <= 32'h000000060;
Registers[t0] <= 12;
                                       Memory[8] <= 0;
Registers[t1] <= 10;
                                       Memory[9] <= 0;
Registers[t2] <= 30;
                                       Memory[10] <= 10;
Registers[t3] <= 70;
                                       Memory[11] <= 0;
                                       Memory[12] <= 0;
Registers[t4] <= 6;
Registers[t5] <= 100;
                                       Memory[13] <= 0;
Registers[t6] <= 32'h00000090;
Registers[t7] <= 32'h00000000;
Registers[s0] <= 32'h000000005;
                                      Memory[14] <= 76;
                                      Memory[15] <= 12;
Memory[16] <= 0;
Registers[sl] <= 17;
                                       Memory[17] <= 35;
Registers[s2] <= 18;
                                       Memory[18] <= 44;
Registers[s3] <= 17;
                                       Memory[19] <= 0;
Registers[s4] <= 32'h00000005; Memory[20] <= 20;
Registers[s5] <= 40;
                                        Memory[21] <= 0;
Registers[s6] <= 0;
                                       Memory[22] <= 0;
Registers[s7] <= 45;
                                       Memory[23] <= 1;
Registers[t8] <= 14;
                                       Memory[24] \leftarrow 0;
Registers[t9] <= 32'h00000000;
                                      Memory[25] <= 0;
Registers[k0] <= 32'h00000000;
                                       Memory[26] <= 26;
Registers[kl] <= 32'h000000000;
                                       Memory[27] <= 0;
Registers[gp] <= 32'h00000000;
                                       Memory[35] <= 77;
Registers[sp] <= 32'h00000000;
                                       Memory[29] <= 0;
Registers[fp] <= 32'h00000000;
                                       Memory[44] <= 0;
Registers[ra] <= 0;
                                        Memory[45] <= 47;
                                        Memory[46] <= 50;
                                         Memory[246] <= 250;
```


Expected outputs:

S1 = 44


Memory[5]=44

Actual outputs:

Registers:



Memory:



3 - Test Cases with Control Hazards:

1) Assembly Format

InstrucionMem[0] = add \$s2,\$s4,\$s5

InstrucionMem[1] = add \$s1,\$s2,\$s6

InstrucionMem[2] = beq \$s1,\$s2,Label

InstrucionMem[3] = add \$t0,\$s1,\$t2

Label: InstrucionMem[13] = add \$t0,\$t0,\$t2

Registers[8] <= 0; /* \$t0 */ Registers[9] <= 0; /* \$t1 */ Registers[10] <= 11; /* \$t2 */ Registers[11] <= 0;/* \$t3 */ Registers[12] <= 0; /* \$t4 */ Registers[13] <= 0; /* t5 */ Registers[14] <= 0; Registers[15] <= 0; Registers[16] <= 0; /* \$s0 */ Registers[17] <= 0; /* \$s1 */ Registers[18] <= 0; /* \$s2 */ Registers[19] <= 0; /* \$s3 */ Registers[20] <= 6; /* \$s4 */ Registers[21] <= 4;/* \$s5 */ Registers[22] <= 0; /* s6 */ Registers[23] <= 0; /* s7 */ Registers[24] <= 0;/* \$t8 */

Expected outputs:

s1 = 10, s2 = 10, t0=11

Actual outputs:

Binary Format

InstrucionMem[0] = lw \$t1, 0(\$s0)

InstrucionMem[1] = add \$t2,\$t1,\$s3

InstrucionMem[2] = beq \$t1,\$t2,label

InstrucionMem[3] = add \$s1,\$s3,\$s4

Label: InstrucionMem[19] = add \$s1,\$s2,\$s3

Binary Format

1000111000001001000000000000000000

0000001001100110101000000100000


000100010010101000000000000010000

00000010011101001000100000100000

00000010010100111000100000100000

```
Registers[8] <= 0; /* $t0 */
                                             memory[0] = 0
Registers[9] <= 0; /* $t1 */
                                             memory[1] = 0
Registers[10] <= 0; /* $t2 */
                                             memory[2] = 0
Registers[11] <= 0;/* $t3 */
                                             memory[3] = 0
Registers[12] <= 0; /* $t4 */
                                             memory[4] = 0
Registers[13] <= 0; /* t5 */
                                             memory[5] = 0
Registers[14] <= 0;
                                             memory[6] = 0
Registers[15] <= 0;
                                             memory[7] = 0
Registers[16] <= 9; /* $s0 */
                                             memory[8] = 0
Registers[17] <= 0; /* $s1 */
                                             memory[9] = 13
Registers[18] <= 7; /* $s2 */
                                             memory[10] = 0
Registers[19] <= 0; /* $s3 */
                                             memory[11] = 0
Registers[20] <= 14; /* $s4 */
                                             memory[12] = 0
Registers[21] <= 0;/* $s5 */
                                             memory[13] = 0
Registers[22] <= 0; /* s6 */
                                            memory[14] = 0
Registers[23] <= 0; /* s7 */
                                            memory[15] = 0
Registers[24] <= 0;/* $t8 */
                                             memory[16] = 0
```

Expected outputs:



InstrucionMem[0] = lw \$t1, 0(\$s0)

InstrucionMem[1] = lw \$t2, 0(\$s1)

InstrucionMem[2] = beq \$t1,\$t2,label

InstrucionMem[3] = add \$s2,\$s3,\$s3

Label: InstrucionMem[13] = add \$s1,\$t1,\$t2

Binary Format

000100010010101000000000000001010


00000010011100111000100000100000

0000001001010101000100000100000

```
Registers[8] <= 0; /* $t0 */
                                             memorv[0] = 7
Registers[9] <= 0; /* $t1 */
                                             memory[1] = 7
Registers[10] <= 0; /* $t2 */
                                             memory[2] = 0
Registers[11] <= 0;/* $t3 */
                                             memory[3] = 0
Registers[12] <= 0; /* $t4 */
                                             memory[4] = 0
Registers[13] <= 0; /* t5 */
                                             memory[5] = 0
Registers[14] <= 0;
                                             memory[6] = 0
Registers[15] <= 0;
                                             memory[7] = 0
Registers[16] <= 1; /* $s0 */
                                             memory[8] = 0
Registers[17] <= 2; /* $s1 */
                                             memory[9] = 0
Registers[18] <= 0; /* $s2 */
                                             memory[10] = 0
Registers[19] <= 5; /* $s3 */
                                             memory[11] = 0
Registers[20] <= 0; /* $s4 */
                                             memory[12] = 0
Registers[21] <= 0;/* $s5 */
                                             memory[13] = 0
Registers[22] <= 0; /* s6 */
                                             memory[14] = 0
Registers[23] <= 0; /* s7 */
                                             memory[15] = 0
Registers[24] <= 0;/* $t8 */
                                             memory[16] = 0
Registers[25] <= 0;
                                             memory[20] = 0
```

Expected outputs:

t1 = 7, t2 = 7, s1=14



InstrucionMem[1] = add \$t5,\$t3,\$t4

InstrucionMem[2] = jr \$t5

InstrucionMem[3] = add \$t2,\$s1,\$s2


InstrucionMem[20] = add \$s0,\$s1,\$s2

Registers[8] <= 0; /* \$t0 */ Registers[9] <= 0; /* \$t1 */ Registers[10] <= 0; /* \$t2 */ Registers[11] <= 70;/* \$t3 */ Registers[12] <= 6; /* \$t4 */ Registers[13] <= 0; /* t5 */ Registers[14] <= 0; Registers[15] <= 0; Registers[16] <= 0; /* \$s0 */ Registers[17] <= 3; /* \$s1 */ Registers[18] <= 4; /* \$s2 */ Registers[19] <= 0; /* \$s3 */ Registers[20] <= 0; /* \$s4 */ Registers[21] <= 0;/* \$s5 */ Registers[22] <= 0; /* s6 */ Registers[23] <= 0; /* s7 */ Registers[24] <= 0;/* \$t8 */

Binary Format

Expected outputs:

t5 = 76, s0=7



InstrucionMem[1] = lw \$t5,0(\$t8)

InstrucionMem[2] = jr \$t5

InstrucionMem[3] = add \$t2,\$s1,\$s2

InstrucionMem[20] = add \$s0,\$s1,\$s2

Binary Format

100011110000110100000000000000000

0000001101000000000000000001000


00000010001100100101000000100000

00000010001100101000000000100000

```
Registers[8] <= 0; /* $t0 */
                                              memory[0] = 0
Registers[9] <= 0; /* $t1 */
                                              memory[1] = 0
Registers[10] <= 0; /* $t2 */
                                              memory[2] = 0
Registers[11] <= 0;/* $t3 */
                                              memory[3] = 0
Registers[12] <= 0; /* $t4 */
                                              memory[4] = 0
Registers[13] <= 0; /* t5 */
                                              memory[5] = 76
Registers[14] <= 0;
                                              memory[6] = 0
Registers[15] <= 0;
                                              memory[7] = 0
Registers[16] <= 0; /* $s0 */
                                              memory[8] = 0
Registers[17] <= 3; /* $s1 */
                                              memory[9] = 0
Registers[18] <= 4; /* $s2 */
                                              memory[10] = 0
Registers[19] <= 0; /* $s3 */
                                              memory[11] = 0
Registers[20] <= 0; /* $s4 */
                                              memory[12] = 0
Registers[21] <= 0;/* $s5 */
                                              memory[13] = 0
Registers[22] <= 0; /* s6 */
                                              memory[14] = 0
Registers[23] <= 0; /* s7 */
                                              memorv[15] = 0
Registers[24] <= 5;/* $t8 */
                                              memory[16] = 0
Registers[25] <= 0;
                                              memory[20] = 0
```

Expected outputs:

t5 = 76, s0 = 7



1 – General Test with (or,ori,xor):

1) Assembly Format

Binary Format

xor \$s0,\$s1,\$s2	0000001000110010100000000100110
ori \$t1,\$t2,15	00110101010010010000000000001111
or \$t3,\$t4,\$t5	00000001100011010101100000100101
lw \$s3,4(\$t8)	100011110001001100000000000000000000000
and \$s6,\$s3,\$s4	00000010011101001011000000100100
add \$s6,\$zero,\$s6	0000000000101101011000000100000

```
Registers[zero]<= 0; //Incase if Memory[0] <= 15;</pre>
                                                                /<u>ly</u>
Registers[at] <= 0;
                                          Memory[1] <= 8;
Registers[v0] <= 32'h000000002;
                                         Memory[2] <= 0;
Registers[v1] <= 32'h00000004;
                                         Memory[3] \le 0;
Registers[a0] <= 32'h00000500;
                                         Memorv[4] \le 0;
Registers[al] <= 32'h00000070;
                                         Memory[5] <= 5;
Registers[a2] <= 32'h000000008;
                                          Memory[6] <= 0;
Registers[a3] <= 32'h000000060;
                                         Memory[7] <= 0;
Registers[t0] <= 12;
                                         Memory[8] <= 0;
                                     Memory[9] <= 0;
Memory[10] <= 10;
Memory[11] <= 0;
Memory[12] <= 0;
Registers[t1] <= 10;
Registers[t2] <= 30;
Registers[t3] <= 70;
Registers[t4]
Registers[t5] <= 100;
                                         Memory[13] <= 0;
Registers[t6] <= 32'h00000090; Memory[14] <= 76; Registers[t7] <= 32'h00000000; Memory[15] <= 12; Registers[s0] <= 32'h00000005; Memory[16] <= 0;
                                         Memory[15] <= 12;
Memory[16] <= 0;
Registers[sl] <= 17;
                                          Memory[17] <= 35;
Registers[s2] <= 18;
                                         Memory[18] <= 44;
Registers[s3] <= 17;
                                         Memorv[19] <= 0;
                                         Memory[20] <= 20;
Registers[s4] <= 32'h00000005;
Registers[s5] <= 40;
                                          Memory[21] <= 0;
Registers[s6] <= 0;
                                         Memory[22] <= 0;
Registers[s7] <= 45;
                                         Memory[23] <= 1;
Registers[t8] <= 14;
                                         Memory[24] <= 0;
Registers[t9] <= 32'h00000000;
Registers[k0] <= 32'h00000000;
                                         Memory[25] <= 0;
                                         Memory[26] <= 26;
Registers[kl] <= 32'h000000000;
                                         Memory[27] \le 0;
Registers[gp] <= 32'h000000000;
                                          Memory[35] <= 77;
Registers[sp] <= 32'h00000000;
                                          Memory[29] <= 0;
Registers[fp] <= 32'h000000000;
                                          Memory[44] \le 0;
Registers[ra] <= 0;
                                           Memory[45] <= 47;
                                           Memory[46] <= 50;
                                           Memory[246] <= 250;
```

Expected outputs:

S0=3


T1=31

T3=102

S3 = 44

S6=4

Actual outputs:



4 - General Test with (or,ori,xor):

1) Assembly Format

Binary Format

add \$s1, \$s2, \$s3 00000010010100111000100000100000 add \$s1, \$s1, \$s4 00000010010101010100100000100000 sub \$s5, \$s5, \$s1 0000001011100011010100000100010

```
Registers[zero] <= 0; //Incase if
                                                             /ly
                                    Memory[0] <= 15;
Registers[at] <= 0;
                                    Memory[1] <= 8;
Registers[v0] <= 32'h000000002;
                                    Memory[2] \le 0;
Registers[v1] <= 32'h000000004;
                                    Memory[3] <= 0;
Registers[a0] <= 32'h00000500;
                                    Memory[4] <= 0;
Registers[al] <= 32'h00000070;
                                    Memory[5] <= 5;
Registers[a2] <= 32'h00000008;
Registers[a3] <= 32'h000000060;
                                    Memory[6] <= 0;
                                    Memory[7] <= 0;
Registers[t0] <= 12;
                                     Memory[8] <= 0;
Registers[t1] <= 10;
                                    Memory[9] \le 0;
Registers[t2] <= 30;
                                    Memory[10] <= 10;
Registers[t3] <= 70;
                                    Memory[11] <= 0;
Registers[t4] <= 6;
                                     Memory[12] <= 0;
Registers[t5] <= 100;
                                     Memory[13] <= 0;
Registers[t6] <= 32'h00000090;
                                    Memory[14] <= 76;
Registers[t7] <= 32'h000000000;
                                    Memory[15] <= 12;
Registers[s0] <= 32'h000000005;
                                    Memory[16] <= 0;
Registers[sl] <= 17;
                                    Memory[17] <= 35;
Registers[s2] <= 18;
                                    Memory[18] <= 44;
Registers[s3] <= 17;
                                     Memory[19] <= 0;
Registers[s4] <= 32'h00000005;
                                   Memory[20] <= 20;
Registers[s5] <= 40;
                                     Memory[21] <= 0;
Registers[s6] <= 0;
                                    Memory[22] <= 0;
Registers[s7] <= 45;
                                    Memory[23] <= 1;
Registers[t8] <= 14;
                                    Memory[24] \le 0;
Registers[t9] <= 32'h000000000;
                                    Memory[25] <= 0;
Registers[k0] <= 32'h000000000;
                                    Memory[26] <= 26;
Registers[kl] <= 32'h000000000;
                                     Memory[27] <= 0;
Registers[gp] <= 32'h000000000;
                                     Memory[35] <= 77;
Registers[sp] <= 32'h000000000;
                                     Memory[29] <= 0;
Registers[fp] <= 32'h00000000;
                                    Memory[44] <= 0;
Registers[ra] <= 0;
                                     Memorv[45] <= 47;
                                      Memory[46] <= 50;
                                      Memory[246] <= 250;
```

Expected outputs:

S1 = 40

S5=0

