## Synthesis Report

Mon Dec 4 15:09:03 2017

```
Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
   Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
   --> Parameter xsthdpdir set to xst
 Total REAL time to Xst completion: 0.00 secs Total CPU time to Xst completion: 0.10 secs
   --> Reading design: MIPS_TB.prj
--> Reading design: MIPS_TB.prj

TABLE OF CONTENTS

1) Synthesis Options Summary

2) HDL Parsing

3) HDL Elaboration

4) HDL Synthesis

4.1) HDL Synthesis

4.1) HDL Synthesis

5.1) Advanced HDL Synthesis Report

6) Low Level Synthesis

7) Partition Report

8) Design Summary

8.1) Primitive and Black Box Usage

8.2) Device utilization summary

8.3) Partition Resource Summary

8.4) Timing Report

8.4.1) Clock Information

8.4.2) Asynchronous Control Signals Information

8.4.2) Asynchronous Control Signals Information

8.4.3) Timing Summary

8.4.4) Timing Destails

8.4.5) Cross Clock Domains Report
                                                                      Synthesis Options Summary
  ---- Source Parameters
Input File Name : "MIPS_TB.prj"
Ignore Synthesis Constraint File : NO
 ---- Target Parameters
Output File Name
Output Format
Target Device
                                                                                                              : "MIPS TB"
                                                                                                            : NGC
: xc7a100t-3-csg324
Target Device

---- Source Options
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
Safe Implementation
FSM Style
RAM Extraction
RAM Style
ROM Extraction
ROM Style
Resource Sharing
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
Use DSP Block
Automatic Register Balancing
                                                                                                             : MIPS_TB
                                                                                                              : YES
: Auto
: No
: LUT
: Yes
: Auto
: Yes
: YES
: Auto
: YES
: Auto
: YES
: NO
: YES
     --- Target Options
  LUT Combining
Reduce Control Sets
Reduce Control Sets
Add IO Buffers
Global Maximum Panout
Add Generic Clock Buffer (BUFG)
Register Duplication
Optimize Instantiated Primitives
Use Clock Enable
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs
Equivalent register Removal
                                                                                                              : 100000
: 32
: YES
 --- General Options
Optimization Goal
Optimization Effort
Power Reduction
Keep Hierarchy
Netlist Hierarchy
RTL Output
Global Optimization
Read Cores
                                                                                                              : Speed
                                                                                                               : 1
: NO
                                                                                                                   As_Optimized
Yes
                                                                                                               : AllClockNets
Global Optimization
Read Cores
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
Slice Utilization Ratio
DSP48 Utilization Ratio
DSP48 Utilization Ratio
Auto BRAM Packing
Slice Utilization Ratio Delta
                                                                                                               : YES
                                                                                                               : NO
                                                                                                            : <>
: Maintain
: 100
: 100
: 100
: NO
: 5
                                                                                   HDL Parsing
   Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\muxes.v" into library work
 Analyzing Veril
Parsing module
Parsing module
Parsing module
Parsing module
Parsing module
Parsing module .

Parsing module .

Parsing module .

Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\memory.v" into library work

Parsing module .

Parsing module .
  Analyzing Verilog file "C:\Users\Diaa Ahmed\Documents\xlinx\mipsl\decode.v" into library work
  Parsing module
Parsing module
Parsing module
  Analyzing Verilog file "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" into library work
```

1 of 4 12/4/2017, 4:10 PM

```
HDL Elaboration
   Elaborating module .
   Elaborating module .

WARNING:HDLCompiler:1127 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" Line 118: Assignment to MEMWBrs ignored, since the identifier is never used
   Elaborating module .
 Elaborating module
 Elaborating module
 Elaborating module
 Elaborating module
Elaborating module .
   MARNING: HDLCompiler:1127 - "C:\Users\Diaa Ahmed\Documents\xlinx\mipsl\mips.v" Line 170: Assignment to shamt ignored, since the identifier is never used
 Elaborating module .

WARNING:HDLCompiler:1127 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" Line 171: Assignment to zeroflag ignored, since the identifier is never used
Elaborating module .
Elaborating module .
Elaborating module .
Elaborating module .

WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 169. All outputs of instance of MARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 170. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 171. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 174. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 174. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 174. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 177. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 175. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 176. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 180. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 180. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:2972 - "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\mips.v" line 180. All outputs of instance of block are unconnected in block. Underlying logic will be removed. WARNING:xst:29
   \label{lem:continuous} \begin{tabular}{ll} Synthesizing Unit . \\ Related source file is "C:\Users\Diaa\_Ahmed\Documents\xlinx\mipsl\mips.v". \\ \end{tabular}
                         Summary:
no macro
 Unit synthesized.
   Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\fetch.v".
                      Related source file is "C:\Users\D
Found 1-bit register for signal >
                         Found 1-bit register for signal
                        Found 1-bit register for signal > Found 
   inferred 32 D-type flip-flop(s). Unit synthesized.
                         Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\fetch.v".
MemDepth = 255
   Synthesizing Unit
Remited source file is "C:\Users\Disa_Ammed\Documents\Winx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\text{inx\minps\\minps\\text{inx\minps\\minps\\text{inx\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\\minps\minps\minps\\minps\\minps\\minp
                         Found 1-bit register for signal
                      Found 1-bit register for signal >.
                         Found 1-bit register for signal >.
Found 1-bit register for signal >.
Found 1-bit register for signal >.
Found 1-bit register for signal >.
```

2 of 4 12/4/2017, 4:10 PM

```
Found 1-bit register for signal >.
               Summary:
inferred 1 RAM(s).
inferred 32 D-type flip-flop(s).
 Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\decode.v".

WARNING:\XSI-647 - Input is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved. Summary:

no macro.

Unit synthesized.
Unit synthesized.

Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\decode.v".

rero = 5'b00001
v0 = 5'b00001
v1 = 5'b00010
a0 = 5'b00100
a1 = 5'b00101
a2 = 5'b00101
b0 = 5'b00101
c1 = 5'b00101
c2 = 5'b00101
c3 = 5'b00101
c4 = 5'b01001
c5 = 5'b01001
c5 = 5'b01001
c6 = 5'b01001
c7 = 5'b01001
c8 = 5'b01001
c9 = 5'b01001
c1 = 5'b01001
c1 = 5'b01001
c2 = 5'b01001
c3 = 5'b01001
c4 = 5'b01010
c5 = 5'b01001
c6 = 5'b01001
s6 = 5'b01001
s6 = 5'b01001
s6 = 5'b01001
s6 = 5'b01001
                           Summary:
no macro.
Unit synthesized.
 Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\muxes.v".

Summary:

no macro.
Unit synthesized.
   Synthesizing Unit
                Related source file is "C:\Users\Diaa Ahmed\Documents\xlinx\mipsl\muxes.v".
 Unit synthesized
   Synthesizing Unit .
Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\muxes.v".
  no macro.
Unit synthesized.
 Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\muxes.v".

Summary:

no macro.
  Synthesizing Unit .

Related source file is "C:\Users\Diaa_Ahmed\Documents\xlinx\mipsl\excuetion.v".
Summary:
no macro.
  Unit synthesized.
Synthesized.

Synthesized source file is "C:\Users\Diag_Ahmed\Documents\minx\mips\memory.v".

Related source file is "C:\Users\Diag_Ahmed\Documents\minx\mips\memory.v".

RABNING:XE:467 - Imput > is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.

Found 1-bit register for signal >.

Found 1-bit regi
  inferred 1 RAM(s).
inferred 32 D-type flip-flop(s).
Unit synthesized.
   HDL Synthesis Report
   Found no macro
   Advanced HDL Synthesis Report
   Found no macro
```

3 of 4 12/4/2017, 4:10 PM

```
Low Level Synthesis
Optimizing unit ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MIPS_TB, actual ratio is 0.
Final Macro Processing ...
Final Register Report
• Partition Report •
Partition Implementation Status
  No Partitions were found in this design.
 * Design Summary
Primitive and Black Box Usage:
Device utilization summary:
Selected Device : 7a100tcsg324-3
Slice Logic Utilization:
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
Number with an unused LUT:
Number of fully used LUT-FP pairs:
Number of unique control sets:
IO Utilization:
Number of IOs:
Number of bonded IOBs:
                                                         0
0 out of 210 0%
Specific Feature Utilization:
Partition Resource Summary:
  No Partitions were found in this design.
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
    Minimum period: No path found
Minimum input arrival time before clock: No path found
Maximum output required time after clock: No path found
Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
Cross Clock Domains Report:
Total REAL time to Xst completion: 7.00 secs Total CPU time to Xst completion: 7.10 secs
Total memory usage is 370524 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 18 ( 0 filtered)
Number of infos : 0 ( 0 filtered)
```

4 of 4