LLX > Neil Parker > Apple II > 6502 Instruction Set
The 6502/65C02/65C816 Instruction Set Decoded
Introduction
Though the 6502 instruction set has a number of quirks and irregularities, large portions of it can be broken up into regular patterns. An understanding of these patterns can be beneficial to authors of assemblers or disassemblers for 6502 codefor example, the Apple II ROM uses the information described below to greatly reduce the size of the instruction tables used by the built-in machine language disassembler. Note that the discussion below assumes a knowledge of 6502 programming. If you're looking for a tutorial or general programming reference for the 6502, I recommend starting at 6502.org. There are also some useful documents at Western Design Center. Instruction Chart 6502 Instructions 6502 Instructions 6502 Instructions
Instruction Chart
Shown below are the instructions of the 6502, 65C02, and 65C816 processors. GREEN UPPERCASE indicates instructions found on all processors; Yellow Mixed Case indicates instructions introduced on the 65C02, and red lowercase indicates instructions found only on the 65C816. The bit manipulation instructions found only on the Rockwell and WDC versions of the 65C02 are not included in the table, nor are the "undocumented" instructions of the original 6502. (However, after noting search engine strings commonly used to locate this page, I have added discussions of these points below.)
No
6502 Instructions
Most instructions that explicitly reference memory locations have bit patterns of the form aaabbbcc . The aaa and cc bits determine the opcode, and the bbb bits determine the addressing mode. Instructions with cc = 01 are the most regular, and are therefore considered first. The aaa bits determine the opcode as follows:
Raa Opcode
And the addressing mode (bbb) bits:
bbbaddressing mode000(zero page, X)001zero page010#immediate011absolute100(zero page), Y101zero page, X110absolute, Y111absolute, X
Putting it all together:
ORA AND EOR ADC STA LDA CMP SBC (zp,X) 01 21 41 61 81 A1 C1 E1 zp 05 25 45 65 85 A5 C5 E5 # 09 29 49 69 A9 C9 E9 abs 0D 2D 4D 6D 8D AD CD ED (zp),Y 11 31 51 71 91 B1 D1 F1 zp,X 15 35 55 75 95 B5 D5 F5 abs,Y 10 3D 5D 7D 9D BD DD FD
The only irregularity is the absence of the nonsensical immediate STA instruction. Next we consider the cc = 10 instructions. These have a completely different set of opcodes:
Next we consider the cc = 10 instructions. These have a completely different set of opcodes: aaa opcode 000 ASL 001 ROL 010 LSR 011 ROR 100 STX 101 LDX 111 INC The addressing modes are similar to the 01 case, but not quite the same:
hhh addressing mode

#immediate zero page

|bbb||addressing mode accumulator 011 absolute zero page,X absolute,X Note that **bbb** = **100** and **110** are missing. Also, with STX and LDX, "zero page,X" addressing becomes "zero page,Y", and with LDX, "absolute,X" becomes "absolute,Y". These fit together like this: ASL ROL LSR ROR STX LDX DEC INC

A2 # 46 66 86 A6 C6 E6 06 26 zp 0A 2A 4A 6A Α 0E 2E 4E 6E 8E AE CE EE abs 16 36 56 76 96 B6 D6 F6 zp,X/zp,Y abs,X/abs,Y 1E 3E 5E 7E BE DE FE

Most of the gaps in this table are easy to understand. Immediate mode makes no sense for any instruction other than LDX, and accumulator mode for DEC and INC didn't appear until the 65C02. The slots that "STX A" and "LDX A" would occupy are taken by TXA and TAX respectively, which is exactly what one would expect. The only inexplicable gap is the absence of a "STX abs,Y" instruction. Next, the cc = 00 instructions. Again, the opcodes are different:

It's debatable whether the JMP instructions belong in this list...I've included them because they do seem to fit, provided one considers the indirect JMP a separate opcode rather than a different addressing mode of the absolute JMP.

Some of the gaps in this table are understandable (e.g. the lack of an immediate mode for JMP, JMP(), and STY), but others are not (e.g. the absence of "zp,X" for CPY and CPX, and the absence of "abs,X" for STY, CPY, and CPX). Note that if accumulator mode (bbb = 010) were available, "LDY A" would be A8, which falls in the slot occupied by TAY, but the pattern breaks down elsewhere--TYA is 98, rather than 88, which we would expect it to be if it corresponded to the nonexistant "STY"

The above-described instructions (the ones shown in GREEN UPPERCASE in the table at the top of this page) are the only ones documented in any manufacturer's official data sheets. The question often arises, "What do all those other leftover

even behave the same way twice on the same chip. Those looking for a precise listing of "undocumented" instruction behaviors will have to look elsewhere, and should beware that the behaviors described on other web pages may be specific to

However, there are some facts that seem to be common across all 6502s. The most insteresting case is the cc = 11 instructions: these execute the adjacent cc = 01 and cc = 10 instructions simultaneously. For example, AF executes AD ("LDA"

In some cases the 01 and 10 instructions are incompatible. For example, 8F executes 8D ("STA absolute") and 8E ("STX absolute") at the same time. So which register actually gets written to memory? Usually some mixture of the two, in a manner

Most of the missing 00, 01, and 10 instructions seem to behave like NOPs, but using the addressing mode indicated by the bbb bits. But apparently this isn't always reliable--there are reports of some of these instructions occasionally locking up the

Instructions of the form xxxx0010 usually lock up the processor, so that a reset is required to recover. The instructions 82, C2, and E2 (corresponding to the nonexistant immediate mode of STX, DEC, and INC) may sometimes behave as two-byte

The new instructions of the 65C02 are much less logical than those listed above. The designers of the 65C02 apparently chose to continue leaving the cc = 11 instructions empty, and this didn't leave much space for new instructions. Some

Actually, I lied when I said above that the designers of the 65C02 chose to leave the cc = 11 instructions unused. On 65C02s made by Rockwell and by WDC, some of these instructions are used for additional bit setting, clearing, and testing

instructions. These instructions are missing on 65C02s made by other manufacturers. (And since this page is part of a set of Apple II-related pages, I should point out that Apple never shipped any computers that used Rockwell or WDC 65C02s, so

The behavior of the 11 instructions is especially problematic in those cases where the adjacent 01 or 10 instruction is also undocumented. Sometimes you can get a partial idea of what happens by looking at what the missing 01 or 10 instruction would be if that opcode/addressing mode combination weren't missing. Xxxx1011 instructions are also problematic--some of these seem to mix not only the adjacent 01 and 10 instructions, but also the immediate mode of the corresponding 10

In general the behavior of instructions other than those listed above cannot be described exactly, as they tend to be somewhat unstable, and do not always behave the same way on chips made by different manufacturers, and some instructions don't

aaa

100

101

|110|

111

011

opcode

BIT

STY

LDY

CPY

CPX

bbb addressing mode

#immediate

zero page

absolute

zero page,X

absolute,X

24

abs 2C 4C

flag

00 negative

01 overflow

10 carry

11 zero

XX

zp

zp,X

abs,X

And here's how they fit together:

6C

No instructions have the form aaabbb11.

This gives the following branches:

BRK JSR abs RTI RTS

Other single-byte instructions:

BPL BMI BVC BVS BCC BCS BNE BEQ

10 30 50 70 90 B0 D0 F0

40 60

PHP PLP PHA PLA DEY TAY INY INX

08 28 48 68 88 A8 C8 E8

CLC SEC CLI SEI TYA CLV CLD SED

18 38 58 78 98 B8 D8 F8

"Undocumented" 6502 instructions

bytes do if you try to execute them as instructions?"

6502s made by a particular (often unspecified) manufacturer.

ORA AND EOR ADC STA LDA CMP SBC

(zp) 12 32 52 72 92 B2 D2 F2

TSB ended up in a reasonable place (000bbb00):

TXA TXS TAX TSX DEX NOP

8A 9A AA BA CA EA

instruction.

processor.

NOPs, but don't count on it.

JMP()

abs,X 7C

zp,X 34

zp 04

abs 0C

zp,X

abs,X

BRA

|zp| 87

zp,rel 8F

xxxxxx10

xxxxxx11

01000100 2

|x1x10100|| 2

01011100 3

11x11100 3

TRB STZ

14 | 64

9E

and the single-byte instructions:

INC A DEC A PHY PLY PHX PLX

3A 5A 7A DA FA

27

A7

AF

"Undocumented" 65C02 Instructions

3

4

8

65C816 Instructions

bbb addressing mode

001

100

d,S

(d,S),Y

[dp],Y

al,X

offset,S

[direct page]

absolute long

(offset,S),Y

[direct page],Y

These combine with the **01** opcodes:

23

27

2F

33

37

43

4F

53

PHD PLD PHK RTL PHB PLB WAI XBA

0B 2B 4B 6B 8B AB CB EB

TCS TSC TCD TDC TXY TYX STP XCE

1B 3B 5B 7B 9B BB DB FB

LLX > Neil Parker > Apple II > 6502 Instruction Set

ORA AND EOR ADC STA LDA CMP SBC

63 83 A3

73 93 B3

The missing **010** and **110** instructions are all single-byte instructions:

1F 3F 5F 7F 9F BF DF FF

47 67 87 A7 C7 E7

57 77 97 B7 D7 F7

6F 8F AF CF EF

C3 E3

D3 F3

The remaining instructions are a grab-bag assigned to the few remaining unused positions:

111 absolute long,X

03

07

′| 13 ||

| 17 ||

COP sig 02

JSL al

WDM

PER rl

BRL rl

REP#

SEP#

PEI dp

MVP sb,db 44

MVN sb,db 54

PEA abs F4

JMP al 5C

JML (abs) DC

JSR (abs,X) FC

Original: July 27, 2004 Modified: May 3, 2005

22

42

62

82

97

9F

Instruction Bytes Cycles

Additional instructions found on some 65C02s

RMB0 RMB1 RMB2 RMB3 RMB4 RMB5 RMB6 RMB7

SMB0 SMB1 SMB2 SMB3 SMB4 SMB5 SMB6 SMB7

47

C7

BBR0 BBR1 BBR2 BBR3 BBR4 BBR5 BBR6 BBR7

BBS0 BBS1 BBS2 BBS3 BBS4 BBS5 BBS6 BBS7

4F

CF

3F

BF

37

B7

none of the instructions in this section are available on an unmodified Apple II.)

57

D7

DF

67

E7

5F 6F 7F

EF FF

Additionally, the WDC version of the 65C02 includes the 65C816's STP and WAI instructions (see below).

That leaves the relative branch instruction

abs 1C 9C

65C02 Instructions

BIT JMP JMP() STY LDY CPY CPX

94 B4

BC

A0 C0 E0

(JSR is the only absolute-addressing instruction that doesn't fit the aaabbbcc pattern.)

84 A4 C4 E4

8C AC CC EC

The addressing modes are the same as the **10** case, except that accumulator mode is missing.

The conditional branch instructions all have the form xxy10000. The flag indicated by xx is compared with y, and the branch is taken if they are equal.

The remaining instructions are probably best considered simply by listing them. Here are the interrupt and subroutine instructions:

absolute") and **AE** ("LDX absolute") at the same time, putting the same value in both the accumulator and the X register.

that varies depending on who made the 6502, when it was made, the phase of the moon, and other unpredictable variables.

instructions landed in logical places, but others had to be assigned wherever there was room, whether it made sense or not.

"JMP (abs,X)" is right where it ought to be (011 111 00), if one continues to regard the indirect JMP as a separate opcode from the absolute JMP:

"BIT zp,X" and "BIT abs,X" ended up exactly where one would expect them to be, but "BIT #" had to be moved because its slot was already taken by JSR:

The bit set and clear instructions have the form **xyyy0111**, where **x** is 0 to clear a bit or 1 to set it, and **yyy** is which bit at the memory location to set or clear.

Similarly, the test-and-branch instructions are of the form **xyyy1111**, where **x** is 0 to test whether the bit is 0, or 1 to test whether it is 1, and **yyy** is which bit to test.

However, these alternate NOPs are not created equal. Some have one- or two-byte operands (which they don't do anything with), and they take different amounts of time to execute.

The 65C816 uses the **cc** = **11** instructions, but not for Rockwell bit-manipulation opcodes. Most of these are put to work supplying the new long addressing modes of the 65C816:

There aren't really any undocumented instructions on the 65C02--any instructions not listed above are documented as performing no operation.

The new zero-page indirect addressing mode fills the previously-unused bbb = 100 slot of the cc = 10 instructions, but the opcodes are those of the cc = 01 instructions.

But the above assignments exhaust the logical possibilities for opcodes that explicity reference memory locations, so TRB and STZ had to be put wherever room could be found:

011 JMP (abs)