# Reporte de practica 10

#### González Pardo Adrian

Abril 2020

## 1. Código fuente:

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_UNSIGNED.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
6 entity stackHardware is
      Port(PCin:in STD_LOGIC_VECTOR(15 downto 0);
            DW, UP, WPC, CLK, CLR: in STD_LOGIC;
            PCout:out STD_LOGIC_VECTOR(15 downto 0);
            SP_out:out STD_LOGIC_VECTOR(2 downto 0));
10
  end stackHardware;
1.1
12
13 architecture Behavioral of stackHardware is
      type banco is array (0 to 7) of std_logic_vector(15 downto 0);
14
       signal pila: banco;
15
16 begin
17
       process(CLK,CLR)
           variable sp: integer range 0 to 7;
18
19
       begin
           if(CLR = '1') then
20
               sp := 0;
               pila <= (others =>(others => '0'));
22
           elsif(CLK'event and clk = '1') then
23
               if (WPC = '0' and UP = '0' and DW = '0') then
24
                    pila(sp) <= pila(sp)+1;
25
               elsif(WPC = '1' AND UP = '0' AND DW = '0') then
26
                    pila(sp) <= PCin;</pre>
               elsif(WPC = '1' and UP = '1' and DW = '0')then
28
                    sp := sp + 1;
29
30
                    pila(sp) <= PCin;</pre>
               elsif(WPC = '0' and UP = '0' and DW = '1') then
31
                    sp:=sp-1;
32
                    pila(sp) <= pila(sp) -1;
33
           end if;
35
           SP_out <= conv_std_logic_vector(sp,3);</pre>
36
           PCout <= pila(sp);</pre>
37
       end process;
39 end Behavioral;
```

### 2. Test-Bench:

```
LIBRARY ieee;
LIBRARY STD;
USE STD.TEXTIO.ALL;
USE ieee.std_logic_TEXTIO.ALL; --PERMITE USAR STD_LOGIC
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_UNSIGNED.ALL;
```

```
7 USE ieee.std_logic_ARITH.ALL;
9 entity pilaHW_TB is
10 end pilaHW_TB;
11
12 architecture Behavioral of pilaHW_TB is
13
       component stackHardware
            Port(PCin:in STD_LOGIC_VECTOR(15 downto 0);
             DW, UP, WPC, CLK, CLR: in STD_LOGIC;
15
             PCout: out STD_LOGIC_VECTOR(15 downto 0);
16
             SP_out:out STD_LOGIC_VECTOR(2 downto 0));
18
       end component;
19
       --In
       signal PCin:STD_LOGIC_VECTOR(15 downto 0);
20
       signal DW, UP, WPC, CLK, CLR: STD_LOGIC;
21
       --Out
22
23
       signal PCout:STD_LOGIC_VECTOR(15 downto 0);
       signal SP_out:STD_LOGIC_VECTOR(2 downto 0);
24
25
       constant CLK_period:time:=10ns;
26
27 begin
       pilaHWTB:stackHardware port map(
28
            PCin=>PCin,
29
            DW = > DW,
30
            UP = > UP.
31
            WPC=>WPC,
32
            CLK => CLK,
33
            CLR => CLR,
34
35
            PCout => PCout
            SP_out=>SP_out
36
       ):
37
38
       clk_process: process
39
       begin
            CLK <= '0';
40
            wait for CLK_period/2;
41
            CLK <= '1';
42
            wait for CLK_period/2;
43
44
       end process;
       tb:process
45
             --OUT
46
            file ARCH_SAL:TEXT;
            variable LINEA_SAL:line;
48
            variable VAR_PCout:STD_LOGIC_VECTOR(15 downto 0);
49
50
            variable VAR_SP_out:STD_LOGIC_VECTOR(2 downto 0);
            -- T N
51
            file ARCH_ENT:TEXT;
52
            variable LINEA_ENT:line;
53
            variable VAR_PCin:STD_LOGIC_VECTOR (15 downto 0);
54
            variable VAR_DW:STD_LOGIC;
            variable VAR_UP:STD_LOGIC;
56
            variable VAR_WPC:STD_LOGIC;
57
            variable VAR_CLR:STD_LOGIC;
58
            VARIABLE CADENA: STRING (1 TO 6);
60
       begin
            file_open(ARCH_ENT, "/run/media/d3vcr4ck/externData/materias-Sem20_2/
61
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/pilaHardware_1/in
       .txt", READ_MODE);
            file_open(ARCH_SAL, "/run/media/d3vcr4ck/externData/materias-Sem20_2/
62
       arquitectura De Computadoras/arquitectura De Computadoras/practicas Vivado/pila Hardware\_1/2000. The computadoras are also computadoras. \\
       out.txt", WRITE_MODE);
63
            CADENA : = "SPout_";
            write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
64
            CADENA:=" PCout";
65
            write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
66
            writeline(ARCH_SAL,LINEA_SAL);
67
            wait for 100 ns;
            for I in 0 to 22 loop
69
```

```
readline(ARCH_ENT,LINEA_ENT);
               Hread(LINEA_ENT, VAR_PCin);
               PCin <= VAR_PCin;</pre>
74
               read(LINEA_ENT, VAR_DW);
75
               DW <= VAR_DW;
76
               read(LINEA_ENT, VAR_UP);
               UP <= VAR_UP;
79
80
81
               read(LINEA_ENT, VAR_WPC);
               WPC <= VAR_WPC;
83
               read(LINEA_ENT, VAR_CLR);
84
               CLR <= VAR_CLR;
85
               --wait until rising_edge(CLK);
               wait for 10ns;
88
               VAR_PCout:=PCout;
               VAR_SP_out:=SP_out;
               HWRITE(LINEA_SAL, VAR_SP_out, right, 4);
91
               HWRITE(LINEA_SAL, VAR_PCout, right, 9);
92
               writeline(ARCH_SAL,LINEA_SAL);
93
94
           end loop;
           file_close(ARCH_ENT);
95
           file_close(ARCH_SAL);
96
           wait;
97
98
       end process;
99 end Behavioral;
```

## 3. Archivos de entrada y salida

#### 3.1. Entrada

```
1 0000 0 0 0 1
  0000 0 0 0 0
3 AOFF 0 0 0 0
4 0034 0 0 1 0
5 0000 0 0 0 0
6 0000 0 0 0 0
7 0061 0 1 1 0
8 0000 0 0 0 0
9 0000 0 0 0 0
10 0100 0 1 1 0
11 0000 0 0 0 0
12 0000 0 0 0 0
13 0000 0 0 0 0
14 0000 1 0 0 0
15 0000 0 0 0 0
16 0000 0 0 0 0
17 0000 1 0 0 0
18 0300 0 0 1 0
19 0889 0 1 1 0
20 0000 0 0 0 0
21 0000 0 0 0 0
22 0000 0 0 0 0
23 0000 1 0 0 0
24 0000 1 0 0 0
```

## 3.2. Salida

1 SPout PCout 2 0 0000 3 0 0000 4 0 0001 5 0 0002 6 0 0034 7 0 0035 8 1 0000 9 1 0061 10 1 0062 11 2 0000 12 2 0100 13 2 0101 14 2 0102 15 1 0063 16 1 0062 17 1 0063 18 0 0036 19 0 0035 20 1 0064 21 1 0888 22 1 0888 23 1 0888 24 0 0300			
3	1		
4	2	0	0000
5	3	0	0000
6	4	0	0001
7	5	0	0002
8       1       0000         9       1       0061         10       1       0062         11       2       0000         12       2       0100         13       2       0101         14       2       0102         15       1       0063         16       1       0062         17       1       0063         18       0       0036         19       0       0035         20       1       0064         21       1       0889         22       1       088A         23       1       088B	6	0	0034
9	7	0	0035
10	8	1	0000
11	9	1	0061
12	10	1	0062
13	11	2	0000
14       2       0102         15       1       0063         16       1       0062         17       1       0063         18       0       0036         19       0       0035         20       1       0064         21       1       0889         22       1       088A         23       1       088B	12	2	0100
15	13		0101
16       1       0062         17       1       0063         18       0       0036         19       0       0035         20       1       0064         21       1       0889         22       1       088A         23       1       088B	14	2	0102
17	15	1	0063
18     0     0036       19     0     0035       20     1     0064       21     1     0889       22     1     088A       23     1     088B	16	1	0062
19	17	1	0063
20     1     0064       21     1     0889       22     1     088A       23     1     088B	18	0	0036
21     1     0889       22     1     088A       23     1     088B	19	0	0035
1 088A 23 1 088B	20	1	
23 1 088B	21	1	
	22	1	088A
24 0 0300	23	1	088B
	24	0	0300

# 4. Diagrama RTL

