Reporte de practica 7

González Pardo Adrian

Abril 2020

1. Código VHDL

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_arith.ALL;
4 use IEEE.STD_LOGIC_unsigned.ALL;
  entity memoriaDat is
      generic (
          m : integer := 11; --tamanio del bus de direcciones
8
9
           n : integer := 16 --tamanio de palabra (dato)
      Port(add : in STD_LOGIC_VECTOR (m-1 downto 0);
11
            dataIn : in STD_LOGIC_VECTOR (n-1 downto 0);
12
            wd, clk : in STD_LOGIC;
13
14
            dataOut : out STD_LOGIC_VECTOR (n-1 downto 0));
15
16 end memoriaDat;
17
  architecture Behavioral of memoriaDat is
18
19
20 type banco is array (0 to ((2**m)-1)) of STD_LOGIC_VECTOR(n-1 downto 0);
21 signal aux : banco;
22
23 begin
     process(clk)
24
      begin
25
26
           if (rising_edge(clk))then
               if (wd = '1') then
27
                   aux(conv_integer(add)) <= dataIn;</pre>
28
29
30
           end if;
31
      end process;
       dataOut <= aux(conv_integer(add));</pre>
32
33
34 end Behavioral;
```

2. Test-Bench VHDL Código

```
library IEEE;
LIBRARY STD;
USE STD.TEXTIO.ALL;
USE IEEE.STD_LOGIC_TEXTIO.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_arith.ALL;
USE IEEE.STD_LOGIC_unsigned.ALL;

entity tbMemoria is
end tbMemoria;
```

```
13 architecture Behavioral of tbMemoria is
       component memoriaDat is
14
           Port(add : in STD_LOGIC_VECTOR (10 downto 0);
15
                dataIn : in STD_LOGIC_VECTOR (15 downto 0);
                wd, clk : in STD_LOGIC;
17
                dataOut : out STD_LOGIC_VECTOR (15 downto 0));
18
       end component;
19
20
       signal add: STD_LOGIC_VECTOR (10 downto 0) :=(others => '0');
21
       signal dataIn,dataOut : STD_LOGIC_VECTOR (15 downto 0) :=(others => '0');
22
       signal clk,wd: STD_LOGIC := '0';
23
24
       signal clk_period : time := 10 ns;
25 begin
26
      maping:memoriaDat port map(
           add=>add,
27
           dataIn=>dataIn,
29
           wd = > wd.
           clk=>clk.
30
31
           dataOut=>dataOut
32
       clk_proc:process
33
34
       begin
           clk <= '0';
35
           wait for clk_period/2;
36
           clk <= '1';
37
           wait for clk_period/2;
38
      end process;
39
40
41
      test: process
      --Archivos
42
      file arch_res:text;
43
      file arch_vec:text;
44
46
       --Salida
       VARIABLE LINEA_RES : line; --Linea de salida
47
       VARIABLE VAR_dataOut : STD_LOGIC_VECTOR(15 DOWNTO 0);
48
49
50
       --Entrada
      VARIABLE LINEA_VEC : line; --Vectores de entrada
51
     VARIABLE VAR_add : STD_LOGIC_VECTOR(10 DOWNTO 0);
52
     VARIABLE VAR_dataIn : STD_LOGIC_VECTOR(15 DOWNTO 0);
53
54
     VARIABLE VAR_WD : STD_LOGIC;
     VARIABLE CAD : STRING (1 to 8);
55
56
      begin
       file_open(ARCH_VEC, "/media/d3vcr4ck/externData/materias-Sem20_2/
57
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/memoriaDatos/
      input.txt", READ_MODE);
       file_open(ARCH_RES, "/media/d3vcr4ck/externData/materias-Sem20_2/
58
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/memoriaDatos/
       output.txt", WRITE_MODE);
       CAD := "
                   add":
       write(LINEA_RES, CAD, right, CAD'LENGTH+1);
60
       CAD := "
                     WD";
       write(LINEA_RES, CAD, right, CAD'LENGTH+1);
62
       CAD := " dataIn";
63
       write(LINEA_RES, CAD, right, CAD', LENGTH+1);
64
       CAD := " dataOut";
65
66
       write(LINEA_RES, CAD, right, CAD'LENGTH+1);
67
      writeline(ARCH_RES,LINEA_RES);
68
69
       for i in 0 to 11 loop
70
           readline(ARCH_VEC,LINEA_VEC); --LECTURA DE LAS LINEAS DEL entrada.txt
71
           Hread(LINEA_VEC, VAR_add);
72
           add <= VAR_add;
73
           read(LINEA_VEC, VAR_WD);
74
           WD <= VAR_WD;
```

```
Hread(LINEA_VEC, VAR_dataIn);
            dataIn <= VAR_dataIn;
            wait until rising_edge(CLK); --Espera hasta el ascenso
78
            VAR_dataOut := dataOut;
            Hwrite(LINEA_RES, VAR_add, right, 8);
            write (LINEA_RES, VAR_WD, right, 8);
81
            Hwrite (LINEA_RES, VAR_dataIn, right, 8);
Hwrite (LINEA_RES, VAR_dataOut, right, 8);
82
            writeline(ARCH_RES,LINEA_RES);
       end loop;
85
       file_close(ARCH_VEC);
86
87
      file_close(ARCH_RES);
      wait;
       end process;
89
90 end Behavioral;
```

Archivo de entrada (input.txt)

```
1 072 1 2362
2 072 0 0000
3 056 1 0127
4 056 0 0000
5 123 1 0033
6 123 0 0000
7 061 1 0090
8 061 0 0000
9 084 1 0232
10 084 0 0000
11 028 1 0999
12 028 0 0000
13
4 --add WD dataIn
```

Archivo de salida (output.txt)

```
WD
                                       dataOut
          add
                              dataIn
         072
                             2362
                                       XXXX
2
                      1
         072
                      0
                             0000
                                       2362
3
         056
                      1
                             0127
                                       XXXX
         056
                      0
                             0000
                                       0127
5
         123
                      1
                             0033
                                       XXXX
6
                      0
                             0000
                                       0033
         123
         061
                      1
                             0090
                                       {\tt X\,X\,X\,X}
         061
                      0
                             0000
                                       0090
9
         084
                      1
                             0232
                                       XXXX
10
         084
                      0
                             0000
                                       0232
11
         028
                      1
                             0999
                                       XXXX
12
         028
                             0000
                                       0999
```

3. Simulaciones




Figura general de la forma de onda del Test-Bench




Figura 3

4. Diagrama RTL

