

Reporte de practica 7

González Pardo Adrian

Abril 2020

1. Código VHDL

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_arith.ALL;
4 use IEEE.STD_LOGIC_unsigned.ALL;
5
6 entity memoriaDat is
7     generic (
8         m : integer := 11; --tamaño del bus de direcciones
9         n : integer := 16 --tamaño de palabra (dato)
10    );
11    Port(add : in STD_LOGIC_VECTOR (m-1 downto 0);
12          dataIn : in STD_LOGIC_VECTOR (n-1 downto 0);
13          wd, clk : in STD_LOGIC;
14          dataOut : out STD_LOGIC_VECTOR (n-1 downto 0));
15
16 end memoriaDat;
17
18 architecture Behavioral of memoriaDat is
19
20 type banco is array (0 to ((2**m)-1)) of STD_LOGIC_VECTOR(n-1 downto 0);
21 signal aux : banco;
22
23 begin
24     process(clk)
25     begin
26         if(rising_edge(clk))then
27             if (wd = '1') then
28                 aux(conv_integer(add)) <= dataIn;
29             end if;
30         end if;
31     end process;
32     dataOut <= aux(conv_integer(add));
33
34 end Behavioral;
```

2. Test-Bench VHDL Código

```
1 library IEEE;
2 LIBRARY STD;
3 USE STD.TEXTIO.ALL;
4 USE IEEE.STD_LOGIC_TEXTIO.ALL;
5 USE IEEE.STD_LOGIC_1164.ALL;
6 USE IEEE.STD_LOGIC_arith.ALL;
7 USE IEEE.STD_LOGIC_unsigned.ALL;
8
9
10 entity tbMemoria is
11 end tbMemoria;
```

```

13 architecture Behavioral of tbMemoria is
14     component memoriaDat is
15         Port (add : in STD_LOGIC_VECTOR (10 downto 0);
16             dataIn : in STD_LOGIC_VECTOR (15 downto 0);
17             wd, clk : in STD_LOGIC;
18             dataOut : out STD_LOGIC_VECTOR (15 downto 0));
19     end component;
20
21     signal add: STD_LOGIC_VECTOR (10 downto 0) :=(others => '0');
22     signal dataIn,dataOut : STD_LOGIC_VECTOR (15 downto 0) :=(others => '0');
23     signal clk,wd: STD_LOGIC := '0';
24     signal clk_period : time := 10 ns;
25 begin
26     mapping:memoriaDat port map(
27         add=>add,
28         dataIn=>dataIn,
29         wd=>wd,
30         clk=>clk,
31         dataOut=>dataOut
32     );
33     clk_proc:process
34     begin
35         clk<='0';
36         wait for clk_period/2;
37         clk<='1';
38         wait for clk_period/2;
39     end process;
40
41     test: process
42     --Archivos
43     file arch_res:text;
44     file arch_vec:text;
45
46     --Salida
47     VARIABLE LINEA_RES : line; --Linea de salida
48     VARIABLE VAR_dataOut : STD_LOGIC_VECTOR(15 DOWNT0 0);
49
50     --Entrada
51     VARIABLE LINEA_VEC : line; --Vectores de entrada
52     VARIABLE VAR_add : STD_LOGIC_VECTOR(10 DOWNT0 0);
53     VARIABLE VAR_dataIn : STD_LOGIC_VECTOR(15 DOWNT0 0);
54     VARIABLE VAR_WD : STD_LOGIC;
55     VARIABLE CAD : STRING (1 to 8);
56     begin
57         file_open(ARCH_VEC, "/media/d3vcr4ck/externData/materias-Sem20_2/
arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/memoriaDatos/
input.txt", READ_MODE);
58         file_open(ARCH_RES, "/media/d3vcr4ck/externData/materias-Sem20_2/
arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/memoriaDatos/
output.txt", WRITE_MODE);
59         CAD := "      add";
60         write(LINEA_RES, CAD, right, CAD'LENGTH+1);
61         CAD := "      WD";
62         write(LINEA_RES, CAD, right, CAD'LENGTH+1);
63         CAD := "    dataIn";
64         write(LINEA_RES, CAD, right, CAD'LENGTH+1);
65         CAD := "    dataOut";
66         write(LINEA_RES, CAD, right, CAD'LENGTH+1);
67
68         writeline(ARCH_RES,LINEA_RES);
69
70     for i in 0 to 11 loop
71         readline(ARCH_VEC,LINEA_VEC); --LECTURA DE LAS LINEAS DEL entrada.txt
72         Hread(LINEA_VEC, VAR_add);
73         add<=VAR_add;
74         read(LINEA_VEC, VAR_WD);
75         WD<=VAR_WD;

```

```

76      Hread(LINEA_VEC, VAR_dataIn);
77      dataIn<=VAR_dataIn;
78      wait until rising_edge(CLK); --Espera hasta el ascenso
79      VAR_dataOut := dataOut;
80      Hwrite(LINEA_RES, VAR_add, right, 8);
81      write (LINEA_RES, VAR_WD, right, 8);
82      Hwrite (LINEA_RES, VAR_dataIn, right, 8);
83      Hwrite (LINEA_RES, VAR_dataOut, right, 8);
84      writeline(ARCH_RES,LINEA_RES);
85  end loop;
86  file_close(ARCH_VEC);
87  file_close(ARCH_RES);
88  wait;
89  end process;
90 end Behavioral;

```

Archivo de entrada (input.txt)

```

1 072 1 2362
2 072 0 0000
3 056 1 0127
4 056 0 0000
5 123 1 0033
6 123 0 0000
7 061 1 0090
8 061 0 0000
9 084 1 0232
10 084 0 0000
11 028 1 0999
12 028 0 0000
13
14 --add WD dataIn

```

Archivo de salida (output.txt)

	add	WD	dataIn	dataOut
1	072	1	2362	XXXX
2	072	0	0000	2362
3	056	1	0127	XXXX
4	056	0	0000	0127
5	123	1	0033	XXXX
6	123	0	0000	0033
7	061	1	0090	XXXX
8	061	0	0000	0090
9	084	1	0232	XXXX
10	084	0	0000	0232
11	028	1	0999	XXXX
12	028	0	0000	0999
13				

3. Simulaciones




Figura general de la forma de onda del Test-Bench




Figura 1




Figura 2




Figura 3

4. Diagrama RTL

