Reporte de practica 4

Pulido Bejarano Raymundo Marzo 2020

1. Código VHDL

Código fuente de sumador de 1 bit

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
4 entity alu1 is
      Port ( a, b, sela, selb, cin : in STD_LOGIC;
             op : in STD_LOGIC_VECTOR (1 downto 0);
             res : out STD_LOGIC;
             cout : out STD_LOGIC);
  end alu1;
9
10
11 architecture Behavioral of alu1 is
13 component sumador is
    Port ( a,b,cin : in STD_LOGIC;
14
             s : out STD_LOGIC;
             cout : out STD_LOGIC);
17 end component;
signal auxa, auxb, auxs, and1, or1, xor1 ,auxc: std_logic;
```

```
19 begin
20
22 auxa <= a xor sela;
23 auxb <= b xor selb;
25 and1 <= auxa and auxb;
26 or1 <= auxa or auxb;</pre>
27 xor1 <= auxa xor auxb;</pre>
29
30 sumador1: sumador
       Port map (
31
       a => auxa,
32
       b => auxb,
33
       cin => cin,
34
       s => auxs,
35
       cout => auxc
       );
38
        process(and1, or1, xor1, auxs, op)
39
40
        begin
            case op is
41
                 when "00" =>res <= and1;</pre>
42
                 cout <= '0';
43
                 when "01" =>res <= or1;</pre>
                 cout <= '0';
45
                 when "10" =>res <= xor1;</pre>
46
                 cout <= '0';
47
                 when others =>res <= auxs;
48
                 cout <= auxc;</pre>
49
            end case;
50
        end process;
54
55
57
58 end Behavioral;
```

Código fuente de ALU de 1 bit

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity AluN is
generic(
    m: integer:= 4);
Port ( a, b : in STD_LOGIC_VECTOR (m-1 downto 0);
    aluop : in STD_LOGIC_VECTOR (3 downto 0);
    res : out STD_LOGIC_VECTOR (m-1 downto 0);
    n,z,ov,co : out STD_LOGIC
);
```

```
12 end AluN;
  architecture Behavioral of AluN is
  component alu1 is
      Port ( a, b, sela, selb, cin : in STD_LOGIC;
              op : in STD_LOGIC_VECTOR (1 downto 0);
              res : out STD_LOGIC;
              cout : out STD_LOGIC);
19
20 end component;
21 signal c: std_logic_vector(m downto 0);
  signal aux: std_logic_vector(m-1 downto 0);
24 begin
25
       c(0) \le aluop(2);
26
       ciclo : for i in 0 to m-1 generate
           bitA : alu1
           Port map(
               a \Rightarrow a(i),
               b \Rightarrow b(i),
                sela => aluop(3),
32
                selb => aluop(2),
                cin => c(i),
34
                ор
                   => aluop(1 downto 0),
35
               res \Rightarrow aux(i),
36
                cout => c(i+1)
           );
       end generate;
39
40
       process(aux,aluop,c)
       variable auxT:std_logic;
42
       begin
43
           auxT:='0';
44
           for i in 0 to m-1 loop
                auxT:=auxT or aux(i);
           end loop;
47
           z \le not (auxT);
48
           res <=aux;
49
           co \le c(m);
50
           n <= aux(m-1); --signo</pre>
           --z <= '1' when aux = "0000" else '0'; --cero
           ov \leq c(m) xor c(m-1); --overflow
       end process;
57 end Behavioral;
```

Código fuente de la ALU de m bits generalizada


2. Test-Bench VHDL Código


```
library IEEE;
```


```
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity simAlumN is
       generic(
           m: integer:=4);
      Port ();
  end simAlumN;
  architecture Behavioral of simAlumN is
9
       component AluN
           Port ( a, b : in STD_LOGIC_VECTOR (m-1 downto 0);
                   aluop : in STD_LOGIC_VECTOR (3 downto 0);
                   res : out STD_LOGIC_VECTOR (m-1 downto 0);
13
                   n,z,ov,co : out STD_LOGIC
14
                  );
       end component;
16
       signal a:STD_LOGIC_VECTOR (m-1 downto 0):=x"0";
       signal b:STD_LOGIC_VECTOR (m-1 downto 0):=x"0";
18
       signal aluop:STD_LOGIC_VECTOR (3 downto 0):=x"0";
19
       signal res :STD_LOGIC_VECTOR (m-1 downto 0):=x"0";
20
       signal ov:STD_LOGIC:='0';
21
       signal n:STD_LOGIC:='0';
       signal z:STD_LOGIC:='0';
23
       signal co:STD_LOGIC:='0';
24
  begin
25
      alu:AluN
26
           Port map(
               a = a,
28
               b = > b,
29
                aluop=>aluop,
30
                res=>res,
31
               n = > n,
               z=>z,
33
34
                ov = > ov,
                co=>co
           );
36
      p3:process
37
       begin
38
       --Suma
      a \le x "5";
40
      b <= "1110";
41
       aluop <= "0011";
42
       wait for 10 ns;
43
       --Resta
44
       aluop <= "0111";
45
       wait for 10 ns;
46
       --AND
       aluop <= "0000";
48
       wait for 10 ns;
49
50
       --NAND
       aluop <= "1101";
51
       wait for 10 ns;
       --OR
       aluop <= "0001";
54
```


```
wait for 10 ns;
55
56
       --NOR
       aluop <= "1100";
       wait for 10 ns;
58
       --XOR
59
       aluop <= "0010";
60
       wait for 10 ns;
61
       --XNOR
62
       aluop <= "1010";
63
       wait for 10 ns;
64
       --B=7 Suma
       b \le x "7";
66
       aluop <= "0011";
67
       wait for 10 ns;
68
       --Resta
69
       b \le x "5";
       aluop <= "0111";
71
       wait for 10 ns;
72
       --Nand
       aluop <= "1101";
74
       wait for 10 ns;
75
76
       wait;
       end process;
78 end Behavioral;
```


Código de simulación Anexo de fotos de la simulación a impulsos













3. Tabla de resultados

	Estado de Banderas				Operación				
				1	0	0	0	Cn	
				0	1	0	1	A = 5	
OV	N	Z	С	1	1	1	0	B = -2	
0	0	0	1	0	0	1	1	A+B	
0	0	0	0	0	1	1	1	A-B	
0	0	0	0	0	1	0	0	AND	
0	1	0	0	1	0	1	1	NAND	
0	1	0	0	1	1	1	1	OR	
0	0	1	0	0	0	0	0	NOR	
0	1	0	0	1	0	1	1	XOR	
0	0	0	0	0	1	0	0	XNOR	
				1	1	1	0	Cn	
OV	N	Z	С	0	1	0	1	A = 5	
				0	1	1	1	B = 7	
1	1	0	0	1	1	0	0	A+B	
				1	1	1	0	Cn	
OV	N	Z	С	0	1	0	1	Α	
				0	1	0	1	В	
0	0	1	1	0	0	0	0	A-B	
0	1	0	0	1	0	1	0	NAND	
								(NOT)	

Figura: Tabla que concuerda con los resultados obtenidos en la simulación

4. Diagrama RTL






Diagrama RTL del archivo VHDL del sumador de 1 bit



 $Diagrama\ RTL\ del\ archivo\ VHDL\ de\ la\ ALU\ de\ 1\ bit$



 $Diagrama\ RTL\ del\ archivo\ VHDL\ de\ la\ ALU\ de\ m\ bits$