

Reporte de practica 2

González Pardo Adrian

Febrero 2020

1. Código VHDL

```
1
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4
5
6 entity sumador is
7     Port ( a,b,cin : in STD_LOGIC;
8           s : out STD_LOGIC;
9           cout : out STD_LOGIC);
10 end sumador;
11
12 architecture Behavioral of sumador is
13 begin
14     s<=a xor b xor cin;
15     cout<= (a and cin)or(b and cin)or(a and b);
16
17 end Behavioral;
```

Código 1: Descripción del modulo sumador de 1 solo bit

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity sumadorNBits is
5 generic(
6     n: integer:= 8);
7     Port ( a,b : in STD_LOGIC_VECTOR (n-1 downto 0);
8           cin : in STD_LOGIC;
9           s : out STD_LOGIC_VECTOR (n-1 downto 0);
10          cout : out STD_LOGIC);
11 end sumadorNBits;
12
13 architecture Behavioral of sumadorNBits is
14 component sumador is
15     Port ( a,b,cin : in STD_LOGIC;
16           s : out STD_LOGIC;
17           cout : out STD_LOGIC);
```

```

18 end component;
19 signal c:std_logic_vector(n downto 0);
20 signal eb:std_logic_vector(n-1 downto 0);
21 begin
22 c(0)<=cin;
23     ciclo: for i in 0 to n-1 generate
24         eb(i)<=b(i) xor c(0);
25         bit1: sumador Port map(
26             a=> a(i),
27             b=>eb(i),
28             cin=>c(i),
29             s=>s(i),
30             cout=>c(i+1)
31         );
32     end generate;
33     cout<=c(n);
34
35
36 end Behavioral;

```

Código 2: A través de uso de componentes de código para la descripción del sumador/restador en cascada de 8 bits

2. Test-Bench VHDL Código

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity simuSumador is
4     -- Port ( );
5 end simuSumador;
6
7 architecture Behavioral of simuSumador is
8     component sumadorNBits is
9         Port ( a,b : in STD_LOGIC_VECTOR (7 downto 0);
10             cin : in STD_LOGIC;
11             s : out STD_LOGIC_VECTOR (7 downto 0);
12             cout : out STD_LOGIC);
13     end component;
14     signal a :STD_LOGIC_VECTOR (7 downto 0) := x"00";
15     signal b :STD_LOGIC_VECTOR (7 downto 0) := x"00";
16     signal cin : STD_LOGIC := '0';
17     signal s : STD_LOGIC_VECTOR (7 downto 0);
18     signal cout : STD_LOGIC;
19     begin
20     sumado : sumadorNBits
21         Port map (
22             a => a,
23             b => b,
24             cin => cin,
25             s => s,
26             cout => cout
27         );

```


```

28 p1 : process
29 begin
30     cin <= '0';
31     a <= x"05";
32     b <= x"05";
33     wait for 10 ns;
34     a <= x"0C";
35     b <= x"08";
36     wait for 10 ns;
37     a <= x"09";
38     b <= x"05";
39     wait for 10 ns;
40     cin <= '1';
41     a <= x"0A";
42     b <= x"09";
43     wait for 10 ns;
44     cin <= '0';
45     a <= x"04";
46     b <= x"02";
47     wait for 10 ns;
48     cin <= '1';
49     a <= x"07";
50     b <= x"09";
51     wait for 10 ns;
52     a <= x"0F";
53     b <= x"0F";
54     wait for 10 ns;
55     a <= x"0B";
56     b <= x"08";
57     wait for 10 ns;
58     a <= x"0A";
59     b <= x"09";
60     wait for 10 ns;
61     a <= x"01";
62     b <= x"04";
63     wait;
64 end process;
65 end Behavioral;


```

Código de simulación


Anexo de fotos de la simulación de impulsos




*Primer parte con valores hexadecimales equivalentes a valores decimales: $a = 5_{10}$ & $b = 5_{10}$
con salida $s = A_{16} = 10_{10}$*




Segunda parte con valores hexadecimales equivalentes a valores decimales: $a = C_{16} = 12_{10}$ & $b = 8_{10}$ con salida $s = 14_{16} = 20_{10}$




Tercer parte con valores hexadecimales equivalentes a valores decimales: $a = 9_{10}$ & $b = 5_{10}$ con salida $s = E_{16} = 14_{10}$




Cuarta parte con valores hexadecimales equivalentes a valores decimales: $a = A_{16} = 10_{10}$, $b = 9_{10}$ & $cin = 1_{10}$ con salida $s = 1_{10}$ y un $cout = 1_{10}$




Quinta parte con valores hexadecimales equivalentes a valores decimales: $a = 4_{10}$, $b = 2_{10}$ & $cin = 0_{10}$ con salida $s = 6_{10}$




Sexta parte con valores hexadecimales equivalentes a valores decimales: $a = 7_{10}$, $b = 9_{10}$ & $cin = 1_{10}$ con salida $s = FE_{16} = 254_{10}$ y un $cout = 0_{10}$




Septima parte con valores hexadecimales equivalentes a valores decimales: $a = F_{16} = 15_{10}$, $b = F_{16} = 15_{10}$ & $cin = 1_{10}$ con salida $s = 0_{10}$ y un $cout = 1_{10}$



Octava parte con valores hexadecimales equivalentes a valores decimales: $a = B_{16} = 11_{10}$, $b = 8_{10}$ & $cin = 1_{10}$ con salida $s = 3_{10}$ y un $cout = 1_{10}$



Novena parte con valores hexadecimales equivalentes a valores decimales: $a = A_{16} = 10_{10}$, $b = 9_{10}$ & $cin = 1_{10}$ con salida $s = 1_{10}$ y un $cout = 1_{10}$



Decima parte con valores hexadecimales equivalentes a valores decimales: $a = 1_{10}$, $b = 4_{10}$ & $cin = 1_{10}$ con salida $s = FD_{16} = 253_{10.C2} = -3_{10}$ y un $cout = 0_{10}$

3. Tabla de resultados

Operación	A	B	S	Cout
Suma	5	5	10	0
Suma	12	8	20	0
Suma	9	5	14	0
Resta	10	9	1	1
Suma	4	2	6	0
Resta	7	9	254_C2 = -2	0
Resta	15	15	0	1
Resta	11	8	3	1
Resta	10	9	1	1
Resta	1	4	253_C2 = -3	0

4. Diagrama RTL




Diagrama RTL del archivo VHDL del sumador/restador en cascada de 8 bits

5. Diagrama de Síntesis




Diagrama de Sintesis del archivo VHDL del sumador/restador en cascada de 8 bits