Reporte de practica 14

González Pardo Adrian

Junio 2020

1. Código fuente de los componentes:

1.1. Registro

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity registro is
      Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
              Q : out STD_LOGIC_VECTOR (3 downto 0);
              CLR,CLK,L : in STD_LOGIC);
8 end registro;
10 architecture Behavioral of registro is
^{11} begin
      process(CLR,CLK,L)
12
      begin
13
14
          if CLR='1' then
               Q<=(others=>'0');
15
           elsif rising_edge(CLK) then
16
               if L='1' then
17
                   Q \le D;
18
               end if;
19
           end if;
      end process;
21
22 end Behavioral;
```

1.2. Bloque de condición

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity condition is
       Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
              EQ, NE, LT, LE, GT, GE : out STD_LOGIC);
  end condition;
9 architecture Behavioral of condition is
10 begin
      -- Banderas
11
          Q(3) = OV
12
           Q(2) = Z
13
          Q(1) = C
14
      -- Q(0) = N
15
      process(Q)
16
17
           begin
18
           EQ \leq Q(2);
           NE \leq not(Q(2));
           LT <= not (Q(1));
20
           LE <= (Q(2) or (not (Q(1)));
```

1.3. Bloque decodificador

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  entity decInstrucciones is
5
       Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
               TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI : out STD_LOGIC);
  end decInstrucciones;
9
architecture Behavioral of decInstrucciones is
11
12 begin
       process(opCode)
13
14
       begin
           TIPOR <= '0';
15
16
           BEQI <= '0';
           BNEQI <= '0';
17
           BLTI <= '0':
18
           BLETI <= '0';
19
           BGTI <= '0';
           BGETI <= '0';
21
           if opCode="00000" then --TIPOR
22
               TIPOR <= '1';
23
24
           elsif opCode="01101" then --BEQI
               BEQI <= '1';
25
           elsif opCode="01110" then --BNEQI
26
                BNEQI <= '1';
27
           elsif opCode="01111" then --BLTI
29
               BLTI <= '1';
           elsif opCode="10000" then --BLETI
30
               BLETI <= '1';
31
           elsif opCode="10001" then --BGTI
32
                BGTI <= '1';
33
           elsif opCode="10010" then --BGETI
34
                BGETI <= '1';
35
           end if;
36
37
       end process;
38 end Behavioral;
```

1.4. Bloque de nivel

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity level is
      Port ( CLR, CLK : in STD_LOGIC;
5
             NA : out STD_LOGIC);
6
  end level;
7
9
  architecture Behavioral of level is
      signal pclk1,nclk1:std_logic;
10
11 begin
12
      process(CLR,CLK)
13
      begin
     if CLR='1' then
14
```

```
pclk1 <= '1';
            elsif rising_edge(CLK) then
16
                 pclk1 <= not pclk1;</pre>
17
            end if;
       end process;
19
       process(CLK,CLR)
20
21
       begin
            if CLR='1' then
22
                 nclk1 <= '0';
23
            elsif falling_edge(CLK) then
24
                nclk1 <= not nclk1;</pre>
25
            end if;
       end process;
27
28
       NA <= pclk1 xor nclk1;
29 end Behavioral;
```

1.5. MFunCode

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  entity mfuncode is
      Port ( funCode : in STD_LOGIC_VECTOR (3 downto 0);
              micro : out STD_LOGIC_VECTOR (19 downto 0));
  end mfuncode:
9
10 architecture Behavioral of mfuncode is
  type mem is array(0 to 15) of std_logic_vector(19 downto 0);
  constant mfuncode: mem:=("0000010001100011",
12
                             "00000100010001110011",
                            "00000100011100000011",
14
                             "00000100011100010011",
                             "00000100011100100011",
16
                             "00000100011111010011",
                             "000001000111111000011",
18
                             "00000100011110100011",
                             "00000100011111010011",
20
                             "0000000111000000000",
21
                            "0000001010000000000",
22
                            others=>X"00000");
23
      micro <= mfuncode (conv_integer (funcode));</pre>
25
26 end Behavioral;
```

1.6. MOpCode

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_UNSIGNED.ALL;
  entity mopcode is
5
      Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
6
             micro : out STD_LOGIC_VECTOR (19 downto 0));
  end mopcode;
10 architecture Behavioral of mopcode is
11
  type mem is array(0 to 31) of std_logic_vector(19 downto 0);
12
  constant mopcode: mem:=("0000100000001110001",-- 0 VERIFI
                           "000000001000000000",-- 1 LI
13
                           "00000100010000001000",-- 2 LWI
14
                           "0000100000000001100",-- 3 SWI
                           "00001010000100110101",-- 4 SW
16
                           "00000100010100110011",-- 5 ADDI
17
```

```
"00000100010101110011",-- 6 SUBI
                            "00000100010100000011",-- 7 ANDI
19
                            "00000100010100010011",-- 8 ORI
                            "00000100010100100011",-- 9 XORI
                            "00000100010111010011",-- 10 NANDI
                            "00000100010111000011",-- 11 NORI
23
                            "00000100010110100011",-- 12 XNORI
24
                            "10010000001100110011",-- 13 BEQI
                            "10010000001100110011",-- 14 BNEI
                            "10010000001100110011",-- 15 BLTI
                            "10010000001100110011",-- 16 BLETI
28
                            "10010000001100110011",-- 17 BGTI
                            "10010000001100110011",-- 18 BGETI
                            "0001000000000000000",-- 19 B
31
                            "01010000000000000000",-- 20 CALL
32
                            "0010000000000000000",-- 21 RET
                            "0000000000000000000",-- 22 NOP
                            "00001110010100110001", --23 LW
35
                            others => x " 00000 ");
36
37 begin
      micro <= mopcode(conv_integer(opCode));</pre>
39 end Behavioral:
```

1.7. Unidad de Control

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  entity unControl is
       Port ( TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI, NA, EQ, NE, LT, LE, GT, GE : in STD_LOGIC;
              SM,SDOPC : out STD_LOGIC);
  end unControl;
9 architecture Behavioral of unControl is
10 begin
       SDOPC <= (((not NA) and
11
           ((BEQI and EQ) or (BNEQI and NE) or (BLTI and LT) or (BLETI and LE) or
           (BGTI and GT) or (BGETI and GE))) or
         (not(TIPOR or BEQI or BNEQI or BLTI or BLETI or BGTI or BGETI)));
14
     SM <= not (TIPOR);</pre>
15
16 end Behavioral;
```

2. Código fuente del empaquetado

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  package paqueteHardware is
      component condition is
      Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
              EQ,NE,LT,LE,GT,GE : out STD_LOGIC);
      end component;
9
      component decInstrucciones is
      Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
12
              TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI : out STD_LOGIC);
      end component;
14
15
      component level is
      Port ( CLR, CLK : in STD_LOGIC;
17
              NA : out STD_LOGIC);
18
19
      end component;
```

```
20
       component mopcode is
21
       Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
              micro : out STD_LOGIC_VECTOR (19 downto 0));
       end component;
24
25
       component mfuncode is
26
       Port ( funCode : in STD_LOGIC_VECTOR (3 downto 0);
              micro : out STD_LOGIC_VECTOR (19 downto 0));
       end component;
29
30
31
       component registro is
       Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
              Q : out STD_LOGIC_VECTOR (3 downto 0);
33
              CLR,CLK,L : in STD_LOGIC);
34
      end component;
35
       component unControl is
37
       Port ( TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI, NA, EQ, NE, LT, LE, GT, GE : in STD_LOGIC;
38
              SM,SDOPC : out STD_LOGIC);
40
41
42 end paqueteHardware;
```

3. Código fuente de la unión para la arquitectura completa

```
1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
use WORK.paqueteHardware.ALL;
6 entity arquitectura is
       Port ( funCode, banderas : in STD_LOGIC_VECTOR (3 downto 0);
              CLK, CLR : in STD_LOGIC;
              opCode : in STD_LOGIC_VECTOR (4 downto 0);
              microinstruccion : out STD_LOGIC_VECTOR (19 downto 0));
10
11 end arquitectura;
12
13 architecture Behavioral of arquitectura is
14
       signal outMicro:std_logic_vector(19 downto 0);
       signal muxMopCode:std_logic_vector(4 downto 0);
15
       signal outMFunCode,outMOpCode:std_logic_vector(19 downto 0);
16
       signal NA, EQ, NE, LT, LE, GT, GE, LF, SM, SDOPC, TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI:
       std_logic;
       signal Q:std_logic_vector(3 downto 0);
18
19 begin
       process(SDOPC,SM,outMicro,opCode,outMOpCode,outMFunCode)
21
22
       begin
           if SDOPC='1' then
23
               muxMopCode <= opCode;</pre>
25
               muxMopCode <= (others => '0');
26
           end if;
28
           if SM='1' then
29
30
               outMicro <= outMOpCode;
31
32
               outMicro <= outMFunCode;</pre>
           end if;
           LF <= outMicro(0):
34
           microinstruccion <= outMicro;
35
36
       end process;
37
       mfuncode_co:mfuncode port map(
38
```

```
funCode => funCode,
39
             micro=>outMFunCode
40
        );
41
42
        decodificador:decInstrucciones port map(
43
             opCode=>opCode,
44
             TIPOR=>TIPOR,
45
46
             BEQI=>BEQI,
             BNEQI=>BNEQI,
47
             BLTI=>BLTI,
48
             BLETI => BLETI,
49
50
             BGTI=>BGTI,
             BGETI=>BGETI
51
        );
52
53
        level_com:level port map(
54
             CLR=>CLR,
55
             CLK => CLK,
56
             NA = > NA
57
58
        );
59
        reg_com:registro port map(
60
             D=>banderas,
61
62
             Q = > Q,
63
             CLR => CLR,
             CLK => CLK,
64
             L = > LF
65
66
67
        condition_com:condition port map(
68
             Q = > Q,
69
70
             EQ = > EQ
             NE = > NE,
71
             LT = > LT,
72
             LE=>LE,
73
             GT => GT,
74
75
             GE => GE
76
        );
77
        mop_com:mopcode port map(
78
79
             opCode=>muxMopCode,
80
             micro=>outMOpCode
        );
81
82
        unC_com:unControl port map(
83
             TIPOR=>TIPOR,
84
             BEQI=>BEQI,
85
             BNEQI => BNEQI,
86
             BLTI=>BLTI,
             BLETI => BLETI,
88
             BGTI=>BGTI,
89
             BGETI=>BGETI,
90
             NA = > NA,
             EQ = > EQ,
92
             NE = > NE,
93
             LT = > LT,
94
95
             LE = > LE,
             GT => GT,
96
             GE = > GE,
97
             SM => SM,
98
             SDOPC=>SDOPC
99
        );
100
102 end Behavioral;
```

4. Test-Bench:

4.1. Registro

```
1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
use WORK.paqueteHardware.registro;
6 entity registro_TB is
7 end registro_TB;
9
  architecture Behavioral of registro_TB is
       signal CLK,CLR,L:std_logic:='0';
10
       signal D,Q:std_logic_vector(3 downto 0):=(others=>'0');
11
       constant CLK_P:time:=10ns;
12
       reg_comp:registro port map(
14
           D = > D,
15
           Q = > Q,
16
           CLR => CLR,
17
18
           CLK => CLK,
           L = > L
19
20
21
       clk_Pr:process
22
       begin
           wait for CLK_P/2;
23
           CLK <= '1';
24
           wait for CLK_P/2;
25
           CLK <= '0';
       end process;
27
28
       regTB:process
30
       begin
           CLR <= '1';
31
           wait for CLK_P;
32
           CLR <= '0';
33
           D<="0100";
34
           wait for CLK_P;
35
          L<='1';
36
           wait for CLK_P;
37
38
           D<="1100";
           wait for CLK_P;
39
           L<='0';
40
           D<="0101";
41
           wait for CLK_P;
42
           wait;
43
       end process;
44
45 end Behavioral;
```

4.2. Bloque de condición

```
library IEEE;
library WORK;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.paqueteHardware.condition;

entity condition_TB is
end condition_TB;

architecture Behavioral of condition_TB is
signal Q:STD_LOGIC_VECTOR (3 downto 0);
signal EQ,NE,LT,LE,GT,GE:STD_LOGIC;
begin
condition_com:condition_port_map(
```

```
Q = > Q,
14
             EQ = > EQ,
             NE => NE,
16
            LT = > LT,
17
            LE=>LE,
18
             GT = > GT
19
             GE => GE
20
21
        );
        condition_TB:process
22
23
        begin
             Q <= " 0 0 0 0 ";
24
25
             wait for 10 ns;
            Q <= "0001";
            wait for 10 ns;
27
            Q <= "0010";
28
            wait for 10 ns;
29
            Q <= " 0 0 1 1 " ;
            wait for 10 ns;
31
            Q <= "0100";
32
            wait for 10 ns;
33
            Q <= "0101";
            wait for 10 ns;
35
            Q<="0110";
36
             wait;
37
38
        end process;
39
40
41 end Behavioral;
```

4.3. Bloque decodificador

```
1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use WORK.paqueteHardware.decInstrucciones;
6 entity decodificador_TB is
  end decodificador_TB;
9 architecture Behavioral of decodificador_TB is
       signal opCode:STD_LOGIC_VECTOR (4 downto 0):=(others =>'0');
       signal TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI: STD_LOGIC:='0';
11
12 begin
       decodificador_com:decInstrucciones port map(
13
           opCode=>opCode,
14
           TIPOR => TIPOR,
15
           BEQI=>BEQI,
16
           BNEQI => BNEQI,
17
           BLTI=>BLTI,
19
           BLETI => BLETI,
           BGTI=>BGTI,
20
           BGETI=>BGETI
21
22
23
       decInstrucciones_TB:process
24
25
       begin
           opCode <= "00000";
27
           wait for 10 ns;
           opCode <= "01101";
28
           wait for 10 ns;
29
           opCode <= "01110";
30
           wait for 10 ns;
31
           opCode <= "01111";
32
           wait for 10 ns;
33
           opCode <= "10000";
34
           wait for 10 ns;
```

4.4. Bloque de nivel

```
1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use WORK.paqueteHardware.level;
6 entity level_TB is
7 end level_TB;
9 architecture Behavioral of level_TB is
      signal CLR, CLK, NA:std_logic:='0';
10
11
       constant CLK_P:time:=10ns;
12 begin
13
       level_com:level port map(
           CLR => CLR,
14
15
           CLK => CLK,
           NA = > NA
16
       );
17
18
19
       clk_Pr:process
20
       begin
           wait for CLK_P/2;
21
           CLK <= '1';
22
23
           wait for CLK_P/2;
           CLK <= '0';
24
25
       end process;
26
       levelTB:process
28
       begin
           CLR <= '1';
29
           wait for CLK_P;
30
           CLR <= '0';
31
           wait for CLK_P;
32
           wait for CLK_P;
33
           wait for CLK_P;
34
           wait;
35
36
       end process;
37
39 end Behavioral;
```

4.5. MFunCode

```
library IEEE;
library WORK;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.paqueteHardware.mfuncode;

entity mfuncode_TB is
end mfuncode_TB;

architecture Behavioral of mfuncode_TB is
signal funCode:STD_LOGIC_VECTOR (3 downto 0):=(others=>'0');
signal micro:STD_LOGIC_VECTOR (19 downto 0):=(others=>'0');
begin
```

```
mfuncode_com:mfuncode port map(
13
           funCode => funCode,
14
            micro=>micro
15
       );
17
       mfuncode_TB:process
18
19
       begin
           funCode <= "0000";</pre>
20
           wait for 10 ns;
21
           funCode <= "0001";
22
           wait for 10 ns;
23
           funCode <= "0010";
24
25
           wait for 10 ns;
           funCode <= "0011";
26
           wait for 10 ns;
27
           funCode <= "0100";</pre>
           wait for 10 ns;
29
           funCode <= "0101";
30
           wait for 10 ns;
31
           funCode <= "0110";
32
           wait for 10 ns;
           funCode <= "0111";</pre>
34
           wait for 10 ns;
35
           funCode <= "1000";</pre>
36
37
           wait for 10 ns;
           funCode <= "1001";
38
           wait for 10 ns;
39
           funCode <= "1010";
40
41
           wait for 10 ns;
           funCode <= "1011";
42
           wait for 10 ns;
43
           funCode <= "1100";</pre>
44
           wait for 10 ns;
45
           funCode <= "1101";</pre>
46
           wait for 10 ns;
47
           funCode <= "1110";
48
           wait for 10 ns;
50
           funCode <= "1111";
           wait:
51
       end process;
52
53
54
55 end Behavioral;
```

4.6. MOpCode

```
1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
use WORK.paqueteHardware.mopcode;
6 entity mopcode_TB is
  end mopcode_TB;
9 architecture Behavioral of mopcode_TB is
10
      signal opCode:STD_LOGIC_VECTOR (4 downto 0):=(others=>'0');
      signal micro:STD_LOGIC_VECTOR (19 downto 0):=(others=>'0');
11
12 begin
      mopcode_com:mopcode port map(
13
          opCode=>opCode,
14
          micro=>micro
15
16
      mopcode_TB:process
17
      begin
18
          opCode <= "00000";
19
         wait for 10 ns;
```

```
opCode <= "00001";
21
           wait for 10 ns;
22
           opCode <= "00010";
23
           wait for 10 ns;
           opCode <= "00011";
25
           wait for 10 ns;
26
           opCode <= "00100";
27
           wait for 10 ns;
           opCode <= "00101";
29
           wait for 10 ns;
30
           opCode <= "00110";
31
32
           wait for 10 ns;
           opCode <= "00111";
33
34
           wait for 10 ns;
           opCode <= "01000";
35
           wait for 10 ns;
36
37
           opCode <= "01001";
           wait for 10 ns;
38
          opCode <= "01010";
39
           wait for 10 ns;
40
           opCode <= "01011";
41
           wait for 10 ns;
42
           opCode <= "01100";
43
           wait for 10 ns;
44
45
           opCode <= "01101";
           wait for 10 ns;
46
           opCode <= "01110";
47
           wait for 10 ns;
48
           opCode <= "01111";
49
50
           wait;
       end process;
51
52 end Behavioral;
```

4.7. Unidad de Control

```
1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use WORK.paqueteHardware.unControl;
6 entity unControl_TB is
7 end unControl_TB;
  architecture Behavioral of unControl_TB is
9
       signal TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI, NA, EQ, NE, LT, LE, GT, GE, SM, SDOPC: STD_LOGIC
       :='0';
       constant CLK_P:time:=10ns;
11
12 begin
       unControl_com:unControl port map(
           TIPOR=>TIPOR,
14
           BEQI=>BEQI,
15
           BNEQI => BNEQI,
16
17
           BLTI=>BLTI,
           BLETI => BLETI
18
           BGTI=>BGTI,
19
20
           BGETI=>BGETI
           NA => NA, EQ => EQ,
22
           NE = > NE,
           LT = > LT
23
           LE=>LE,
24
           GT => GT,
25
           GE => GE,
26
           SM => SM,
27
           SDOPC=>SDOPC
28
       );
       clk_Pr:process
```

```
31
        begin
            wait for CLK_P/2;
32
            NA <= '1';
33
            wait for CLK_P/2;
            NA <= '0';
35
       end process;
36
37
        unControl_TB:process
39
       begin
            TIPOR <= '0';
40
            BEQI <= '0';
41
42
            BNEQI <= '0';
43
            BLTI <= '0';
            BLETI <= '0';
44
            BGTI <= '0';
45
            BGETI <= '0';
46
            EQ <= '0';
47
            NE <= '0';
48
            LT <= '0';
49
            LE <= '0';
50
            GT <= '0';
51
            GE <= '0';
52
            wait for CLK_P;
53
            TIPOR <= '1';
54
55
            wait for CLK_P;
            TIPOR <= '0';
56
            wait for CLK_P;
57
            BEQI <= '1';
58
            EQ <= '1';
59
            wait for CLK_P;
60
            BEQI <= '0';
61
62
            EQ <= '0';
            BNEQI <= '1';
63
            NE <= '0';
64
            wait for CLK_P;
65
66
            wait;
        end process;
68 end Behavioral;
```

4.8. Arquitectura completa

```
1 library IEEE;
2 LIBRARY STD;
3 use IEEE.STD_LOGIC_1164.ALL;
  USE STD. TEXTIO. ALL;
5 USE ieee.std_logic_TEXTIO.ALL; --PERMITE USAR STD_LOGIC
6 USE ieee.std_logic_UNSIGNED.ALL;
7 USE ieee.std_logic_ARITH.ALL;
10 entity arquitectura_TB is
end arquitectura_TB;
12
architecture Behavioral of arquitectura_TB is
      component arquitectura is
14
15
      Port ( funCode, banderas : in STD_LOGIC_VECTOR (3 downto 0);
             CLK,CLR : in STD_LOGIC;
16
17
             opCode : in STD_LOGIC_VECTOR (4 downto 0);
             microinstruccion : out STD_LOGIC_VECTOR (19 downto 0));
18
      end component;
19
      signal funCode, banderas : STD_LOGIC_VECTOR (3 downto 0):=(others=>'0');
20
      signal CLK,CLR : STD_LOGIC:='0';
21
      signal opCode : STD_LOGIC_VECTOR (4 downto 0):=(others=>'0');
22
      signal microinstruccion : STD_LOGIC_VECTOR (19 downto 0):=(others=>'0');
23
      constant CLK_P : time:=10 ns;
25 begin
```

```
arquitectura_TB:arquitectura port map(
26
           funCode => funCode,
27
           banderas => banderas,
28
           CLK => CLK,
           CLR=>CLR,
30
           opCode=>opCode,
31
           microinstruccion=>microinstruccion
32
33
34
       clk_Pr:process
35
36
       begin
37
           CLK <= '1';
38
           wait for CLK_P/2;
           CLK <= '0';
39
           wait for CLK_P/2;
40
       end process;
41
       simulacion: process
43
           --salida
44
           file ARCH_SAL : TEXT;
           variable LINEA_SAL: line;
           variable VAR_Microins: STD_LOGIC_VECTOR(19 downto 0);
47
48
49
           --entrada
           file ARCH_ENT : TEXT;
50
           variable LINEA_ENT :line;
51
           VARIABLE VAR_FunCode : STD_LOGIC_VECTOR (3 downto 0);
52
           VARIABLE VAR_opCode : STD_LOGIC_VECTOR (4 downto 0);
54
           VARIABLE VAR_CLK, VAR_CLR, VAR_LF : STD_LOGIC;
           VARIABLE VAR_Flags : STD_LOGIC_VECTOR (3 downto 0);
55
56
57
           VARIABLE CADENA : STRING(1 TO 9);
           VARIABLE NIVEL : STRING(1 TO 4);
59
           file_open(ARCH_ENT, "/run/media/d3vcr4ck/externData/materias-Sem20_2/
60
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/unidadDeControl/
       in.txt", READ_MODE);
           file_open(ARCH_SAL, "/run/media/d3vcr4ck/externData/materias-Sem20_2/
61
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/unidadDeControl/
       out.txt", WRITE_MODE);
           CADENA := "_OP_CODE_";
63
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
64
65
           CADENA := "_FUN_CODE";
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
           CADENA := "_BANDERAS";
67
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
68
           CADENA := " __CLR___";
69
70
           write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1);
           --CADENA := " ___LF___";
71
           --write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
72
           CADENA := "_MICRONST";
73
           write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1);
           CADENA := " __NIVEL_";
75
76
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+11);
77
           writeline(ARCH_SAL,LINEA_SAL);
78
79
80
           wait for 100ns;
           for i in 0 to 51 loop
81
82
               readline(ARCH_ENT,LINEA_ENT);
83
               read(LINEA_ENT, VAR_opCode);
84
               opCode <= VAR_opCode;
85
86
               read(LINEA_ENT, VAR_FunCode);
87
               funCode <= VAR_FunCode;</pre>
88
```

```
read(LINEA_ENT, VAR_Flags);
90
                banderas <= VAR_Flags;</pre>
91
                read(LINEA_ENT, VAR_CLR);
93
                CLR <= VAR_CLR;
94
95
                read(LINEA_ENT, VAR_LF);
97
                --wait until rising_edge(CLK);
98
                wait for 5ns;
99
                VAR_Microins:=microinstruccion;
                WRITE(LINEA_SAL, VAR_opCode, right, 5);
                WRITE(LINEA_SAL, VAR_FunCode, right, 10);
                WRITE(LINEA_SAL, VAR_Flags, right, 10);
104
                WRITE(LINEA_SAL, VAR_CLR, right, 10);
                WRITE(LINEA_SAL, VAR_Microins, right, 26);
106
                if CLK = '1' then
                    NIVEL := "ALTO";
108
                    write(LINEA_SAL, NIVEL, right, NIVEL'LENGTH+3);
                    NIVEL := "BAJO";
                    write(LINEA_SAL, NIVEL, right, NIVEL'LENGTH+3);
112
                end if;
113
                writeline(ARCH_SAL,LINEA_SAL);
114
115
                wait for 5ns;
116
117
                VAR_Microins:=microinstruccion;
118
                WRITE(LINEA_SAL, VAR_opCode, right, 5);
119
                WRITE(LINEA_SAL, VAR_FunCode, right, 10);
120
                WRITE(LINEA_SAL, VAR_Flags, right, 10);
                WRITE(LINEA_SAL, VAR_CLR, right, 10);
                WRITE(LINEA_SAL, VAR_Microins, right, 26);
123
                if CLK = '1' then
                    NIVEL := "ALTO";
                    write(LINEA_SAL, NIVEL, right, NIVEL'LENGTH+3);
126
                else
                    NIVEL := "BAJO";
128
                    write(LINEA_SAL, NIVEL, right, NIVEL'LENGTH+3);
                writeline(ARCH_SAL,LINEA_SAL);
131
            end loop;
            file_close(ARCH_ENT);
            file_close(ARCH_SAL);
135
            wait;
       end process;
136
137 end Behavioral;
```

5. Archivos de texto input/output

5.1. Entrada

```
12 00000 1000 0010 0 1
13 00000 1001 0000 0 0
14 00000 1010 0000 0 0
15 00000 1011 0000 0 0
16 00000 1100 0000 0 0
17 00001 0111 0000 0 0
18 00010 0100 0000 0 0
19 00011 1000 0000 0 0
20 00100 0110 0000 0 0
21 00101 0000 0010 0 1
22 00110 0110 0001 0 1
23 \ \ 00111 \ \ 0100 \ \ 0011 \ \ 0 \ \ 1
24 01000 1010 0100 0 1
25 01001 0100 1000 0 1
26 01010 0001 1100 0 1
27 01011 0011 0101 0 1
28 01100 1111 1010 0 1
29 10111 0000 0000 0 1
30 01101 1111 0000 0 1
31 01101 1011 0010 0 1
32 \ \ 01101 \ \ 1101 \ \ 0010 \ \ 0 \ \ 1
33 01110 1110 0010 0 1
34 01110 1100 0000 0 1
35 01110 0011 0000 0 1
36 01111 0001 1100 0 1
37 01111 0000 1000 0 1
38 01111 0010 0100 0 1
39 10000 0100 0000 0 1
40 10000 0110 1110 0 1
41 10000 0101 1000 0 1
42 10001 0111 1010 0 1
43 10001 1010 1100 0 1
44 10001 1000 0000 0 1
45 10010 1111 1000 0 1
46 10010 1001 1010 0 1
47 10010 1101 1100 0 1
48 10011 1001 1100 0 0
49 10100 1111 0000 0 0
50 10101 0000 0000 0 0
51 10110 0000 0000 0 0
52 11000 0000 0000 0 0
```

5.2. Salida


1	_OP_CODE_	_FUN_CODE	_BANDERAS	CLR	_MICRONST	_
2	00000	0000	0000	1	00000100010000110011	
3	00000	0000	0000	1	00000100010000110011	
4	00000	0000	0000	1	00000100010000110011	
5	00000	0000	0000	1	00000100010000110011	
6	00000	0000	0001	0	00000100010000110011	
7	00000	0000	0001	0	00000100010000110011	
8	00000	0000	0010	0	00000100010000110011	
9	00000	0000	0010	0	00000100010000110011	
10	00000	0001	0001	0	00000100010001110011	
11	00000	0001	0001	0	00000100010001110011	
12	00000	0010	0100	0	00000100011100000011	
13	00000	0010	0100	0	00000100011100000011	
14	00000	0011	1100	0	00000100011100010011	
15	00000	0011	1100	0	00000100011100010011	
16	00000	0100	0011	0	00000100011100100011	
17	00000	0100	0011	0	00000100011100100011	
18	00000	0101	1000	0	00000100011111010011	
19	00000	0101	1000	0	00000100011111010011	В
20	00000	0110	0001	0	00000100011111000011	AL
21	00000	0110	0001	0	00000100011111000011	BAJ
22	00000	0111	0100	0	00000100011110100011	ALTO

23 00000	0111	0100	0	00000100011110100011	BAJO
24 00000	1000	0010	0	00000100011111010011	ALTO
25 00000	1000	0010	0	00000100011111010011	BAJO
26 00000	1001	0000	0	0000000111000000000	ALTO
27 00000	1001	0000	0	0000000111000000000	BAJO
28 00000	1010	0000	0	0000001010000000000	ALTO
29 00000	1010	0000	0	0000001010000000000	BAJO
	1011	0000	0	00000000000000000000	ALTO
31 00000	1011	0000	0	00000000000000000000	BAJO
32 00000	1100	0000	0	00000000000000000000	ALTO
33 00000	1100	0000	0	00000000000000000000	BAJO
34 00001	0111	0000	0	0000000010000000000	ALTO
35 00001	0111	0000	0	000000001000000000	BAJO
36 00010	0100	0000	0	00000100010000001000	ALTO
37 00010	0100	0000	0	00000100010000001000	BAJO
38 00011	1000	0000	0	00001000000000001100	ALTO
39 00011	1000	0000	0	00001000000000001100	BAJO
40 00100	0110	0000	0	00001010000100110101	ALTO
	0110	0000	0	00001010000100110101	BAJO
42 00101	0000	0010	0	00000100010100110011	ALTO
43 00101	0000	0010	0	00000100010100110011	BAJO
44 00110	0110	0001	0	00000100010101110011	ALTO
45 00110	0110	0001	0	00000100010101110011	BAJO
46 00111	0100	0011	0	00000100010100000011	ALTO
47 00111	0100	0011	0	00000100010100000011	BAJO
48 01000	1010	0100	0	00000100010100010011	ALTO
49 01000	1010	0100	0	00000100010100010011	BAJO
50 01001	0100	1000	0	00000100010100100011	ALTO
51 01001	0100	1000	0	00000100010100100011	BAJO
52 01010	0001	1100	0	00000100010111010011	ALTO
53 01010	0001	1100	Ö	00000100010111010011	BAJO
	0011	0101	0	00000100010111010011	ALTO
55 01011	0011	0101	0	00000100010111000011	BAJO
56 01100	1111	1010	0	00000100010110100011	ALTO
57 01100	1111	1010	0	00000100010110100011	BAJO
58 10111	0000	0000	0	00001110010100110001	ALTO
59 10111	0000	0000	0	00001110010100110001	BAJO
60 01101	1111	0000	0	00001000000001110001	ALTO
61 01101	1111	0000	0	00001000000001110001	BAJO
62 01101	1011	0010	0	00001000000001110001	ALTO
63 01101	1011	0010	0	00001000000001110001	BAJO
64 01101	1101	0010	0	00001000000001110001	ALTO
65 01101	1101	0010	0	00001000000001110001	BAJO
	1110	0010	0	10010000001110011	ALTO
	1110	0010	0	0000100000001110011	BAJO
68 01110	1100	0000	0	10010000001100110011	ALTO
69 01110	1100	0000	0	00001000000001110001	BAJO
70 01110	0011	0000	0	10010000001100110011	ALTO
71 01110	0011	0000	0	00001000000001110001	BAJO
72 01111	0001	1100	0	10010000001100110011	ALTO
73 01111	0001	1100	0	00001000000001110001	BAJO
74 01111	0000	1000	0	10010000001100110011	ALTO
75 01111	0000	1000	0	00001000000001110001	BAJO
76 01111	0010	0100	0	10010000001100110011	ALTO
77 01111	0010	0100	0	00001000000001110001	BAJO
78 10000	0100	0000	0	10010000001100110011	ALTO
79 10000	0100	0000	Ö	0000100000000110011	BAJO
80 10000	0110	1110	0	10010000001110011	ALTO
81 10000	0110	1110	0	000010000000110011	BAJO
				100100000001110001	
82 10000	0101	1000	0		ALTO
83 10000	0101	1000	0	00001000000001110001	BAJO
84 10001	0111	1010	0	10010000001100110011	ALTO
85 10001	0111	1010	0	00001000000001110001	BAJO
86 10001	1010	1100	0	00001000000001110001	ALTO
87 10001	1010	1100	0	00001000000001110001	BAJO
88 10001	1000	0000	0	00001000000001110001	ALTO
89 10001	1000	0000	0	00001000000001110001	BAJO


90	10010	1111	1000	0	00001000000001110001	ALTO
91	10010	1111	1000	0	00001000000001110001	BAJO
92	10010	1001	1010	0	10010000001100110011	ALTO
93	10010	1001	1010	0	00001000000001110001	BAJO
94	10010	1101	1100	0	00001000000001110001	ALTO
95	10010	1101	1100	0	00001000000001110001	BAJO
96	10011	1001	1100	0	00010000000000000000	ALTO
97	10011	1001	1100	0	00010000000000000000	BAJO
98	10100	1111	0000	0	01010000000000000000	ALTO
99	10100	1111	0000	0	01010000000000000000	BAJO
100	10101	0000	0000	0	00100000000000000000	ALTO
101	10101	0000	0000	0	00100000000000000000	BAJO
102	10110	0000	0000	0	0000000000000000000	ALTO
103	10110	0000	0000	0	0000000000000000000	BAJO
104	11000	0000	0000	0	00000000000000000000	ALTO
105	11000	0000	0000	0	0000000000000000000	BAJO

6. Imagenes de simulaciones

6.1. Registro



6.2. Bloque de condición



6.3. Bloque decodificador

		0.003 ns					
Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns
> W opCode[4:0]	00	(00	ОО	0e	Of	10	11
¹⊌ TIPOR	1						
¹⊌ BEQI	0						
¹⊌ BNEQI	0						
¹⊌ BLTI	0						
1⊌ BLETI	0						
¹⊌ BGTI	0						
18 BGETI	0						


6.4. Bloque de nivel

	0.003 ns								
Name	Value	0.000 ns	5.000 ns	10.000 ns	15.000 ns	20.000 ns	25.000 ns	30.000 ns	35.000 ns
18 CLR	1								
™ CLK	0								
™ NA	1								
[™] CLK_P	10000 ps	10000 ps							


6.5. MFunCode



6.6. MOpCode



6.7. Unidad de Control




6.8. Arquitectura completa




7. Digramas RTL


7.1. Registro




7.2. Bloque de condición




7.3. Bloque decodificador




7.4. Bloque de nivel




7.5. MFunCode



7.6. MOpCode



7.7. Unidad de Control



7.8. Arquitectura completa

