

Reporte de practica 12

González Pardo Adrian

Mayo 2020

1. Código fuente:

1.1. Unidad de Control

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity unidadControl is
5     port( clk,clr,ini,z,a0:in std_logic;
6           la,lb,ea,eb,ec:out std_logic
7     );
8 end unidadControl;
9
10 architecture Behavioral of unidadControl is
11     type estados is (e0,e1,e2);
12     signal edoA,edoS:estados;
13 begin
14     process(clk,clr)
15     begin
16         if(clr='1') then
17             edoA<=e0;
18         elsif rising_edge(clk) then
19             edoA<=edoS;
20         end if;
21     end process;
22     process(edoA,ini,z,a0)
23     begin
24         la<='0';
25         ea<='0';
26         lb<='0';
27         eb<='0';
28         ec<='0';
29         case edoA is
30             when e0 =>
31                 lb <= '1';
32                 if(ini='0') then
33                     la<='1';
34                     edoS<=e0;
35                 else
36                     edoS<=e1;
37                 end if;
38             when e1 =>
39                 ea <= '1';
40                 if(z='0') then
41                     if(a0='0') then
42                         edoS<=e1;
43                     else
44                         eb<='1';
45                         edoS<=e1;
46                     end if;
47                 else
48                     edoS<=e2;
```

```

49         end if;
50     when e2=>
51         ec <='1';
52         if(ini='0') then
53             edoS<=e0;
54         else
55             edoS<=e2;
56         end if;
57     end case;
58 end process;
59 end Behavioral;

```

1.2. Registro

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity registro is
5      port( la,ea,clk,clr:in std_logic;
6            d: in std_logic_vector(8 downto 0);
7            z,a0:out std_logic;
8            qa:out std_logic_vector(8 downto 0)
9    );
10 end registro;
11
12 architecture Behavioral of registro is
13     signal a:std_logic_vector(8 downto 0);
14 begin
15     process(clk,clr,a)
16     begin
17         if(clr='1') then
18             a<=(others =>'0');
19         elsif rising_edge(clk) then
20             if(la='1' and ea='0') then
21                 a<=d;
22             end if;
23             if(la='0' and ea='1') then
24                 a<=to_stdlogicvector(to_bitvector(a) srl 1);
25             end if;
26         end if;
27         qa<=a;
28         a0<=a(0);
29         z<=not(a(0) or a(1) or a(2) or a(3) or a(4) or a(5) or a(6) or a(7) or a(8));
30     end process;
31
32 end Behavioral;

```

1.3. Contador

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity contador is
7      port( lb,eb,clr,clk:in std_logic;
8            qb:out std_logic_vector(3 downto 0));
9  end contador;
10
11 architecture Behavioral of contador is
12     signal b:std_logic_vector(3 downto 0);
13 begin
14     process(clk,clr)
15     begin
16         if(clr='1') then
17             b<=(others=>'0');
18         elsif rising_edge(clk) then

```

```

19         if(lb='1' and eb='0') then
20             b<=(others=>'0');
21         end if;
22         if(lb='0' and eb='1') then
23             b<=b+1;
24         end if;
25     end if;
26     qb<=b;
27 end process;
28 end Behavioral;

```

1.4. Decodificador

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity decodificador is
5     port( qb:in std_logic_vector(3 downto 0);
6           di:out std_logic_vector(6 downto 0));
7 end decodificador;
8
9 architecture Behavioral of decodificador is
10     -- Constantes para 7 segmentos de anodo comun
11     constant n0:std_logic_vector(6 downto 0):="0000001";
12     constant n1:std_logic_vector(6 downto 0):="1001111";
13     constant n2:std_logic_vector(6 downto 0):="0010010";
14     constant n3:std_logic_vector(6 downto 0):="0000110";
15     constant n4:std_logic_vector(6 downto 0):="1001100";
16     constant n5:std_logic_vector(6 downto 0):="0100100";
17     constant n6:std_logic_vector(6 downto 0):="0100000";
18     constant n7:std_logic_vector(6 downto 0):="0001111";
19     constant n8:std_logic_vector(6 downto 0):="0000000";
20     constant n9:std_logic_vector(6 downto 0):="0000100";
21     constant nx:std_logic_vector(6 downto 0):="1111110";
22 begin
23     with qb select
24         di<=n0 when "0000",
25             n1 when "0001",
26             n2 when "0010",
27             n3 when "0011",
28             n4 when "0100",
29             n5 when "0101",
30             n6 when "0110",
31             n7 when "0111",
32             n8 when "1000",
33             n9 when "1001",
34             nx when others;
35
36
37
38 end Behavioral;

```

1.5. Mux

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity muxD is
5     port( di: in std_logic_vector(6 downto 0);
6           ec: in std_logic;
7           disp:out std_logic_vector(6 downto 0));
8 end muxD;
9
10 architecture Behavioral of muxD is
11     constant nx:std_logic_vector(6 downto 0):="1111110";
12 begin
13     with ec select disp <=nx when '0', di when others;

```

```

14
15 end Behavioral;

```

1.6. Arquitectura completa

```

1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use WORK.paqueteEntidades.ALL;
5
6 entity cartaASM is
7     port( ini,clr,clk:in std_logic;
8           d:in std_logic_vector(8 downto 0);
9           disp:out std_logic_vector(6 downto 0);
10          qa:out std_logic_vector(8 downto 0));
11 end cartaASM;
12
13 architecture Behavioral of cartaASM is
14     signal la,ea,a0,z,lb,eb,ec:std_logic;
15     signal qb:std_logic_vector(3 downto 0);
16     signal di:std_logic_vector(6 downto 0);
17 begin
18     elementoUnidadControl:unidadControl port map(
19         clk=>clk,
20         clr=>clr,
21         ini=>ini,
22         a0=>a0,
23         z=>z,
24         la=>la,
25         ea=>ea,
26         eb=>eb,
27         lb=>lb,
28         ec=>ec
29     );
30     elementoRegistro:registro port map(
31         clk=>clk,
32         clr=>clr,
33         la=>la,
34         ea=>ea,
35         d=>d,
36         z=>z,
37         a0=>a0,
38         qa=>qa
39     );
40
41     elementoContador:contador port map(
42         lb=>lb,
43         eb=>eb,
44         clr=>clr,
45         clk=>clk,
46         qb=>qb
47     );
48
49     elementoDecodificador:decodificador port map(
50         qb=>qb,
51         di=>di
52     );
53
54     elementoMux:muxD port map(
55         di=>di,
56         ec=>ec,
57         disp=>disp
58     );
59
60 end Behavioral;

```

2. Código de empaquetado

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 package paqueteEntidades is
5     component muxD is
6         port( di: in std_logic_vector(6 downto 0);
7               ec: in std_logic;
8               disp: out std_logic_vector(6 downto 0));
9     end component;
10
11     component unidadControl is
12         port( clk,clr,ini,z,a0: in std_logic;
13               la,lb,ea,eb,ec: out std_logic
14             );
15     end component;
16
17     component decodificador is
18         port( qb: in std_logic_vector(3 downto 0);
19               di: out std_logic_vector(6 downto 0));
20     end component;
21
22     component contador is
23         port( lb,eb,clr,clk: in std_logic;
24               qb: out std_logic_vector(3 downto 0));
25     end component;
26
27     component registro is
28         port( la,ea,clk,clr: in std_logic;
29               d: in std_logic_vector(8 downto 0);
30               z,a0: out std_logic;
31               qa: out std_logic_vector(8 downto 0)
32             );
33     end component;
34 end package;
```

3. Test-Bench:

3.1. Unidad de Control

3.1.1. Código

```
1 library IEEE;
2 library work;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use work.paqueteentidades.unidadControl;
5 entity unidadControl_TB is
6 end unidadControl_TB;
7
8 architecture Behavioral of unidadControl_TB is
9     signal clk,clr,ini,z,a0: std_logic:= '0';
10    signal la,lb,ea,eb,ec: std_logic:= '0';
11    constant clk_period: time :=10ns;
12 begin
13    uc: unidadControl port map(
14        clk=>clk,
15        clr=>clr,
16        ini=>ini,
17        z=>z,
18        a0=>a0,
19        la=>la,
20        lb=>lb,
21        ea=>ea,
22        eb=>eb,
23        ec=>ec
```

```

24 );
25 clkProcess:process
26 begin
27     clk<='0';
28     wait for clk_period/2;
29     clk<='1';
30     wait for clk_period/2;
31 end process;
32
33 ucTB:process
34 begin
35     clr<='1';
36     wait for clk_period;
37     clr<='0';
38     wait for clk_period;
39     --Aqui se habilita la
40     wait for clk_period;
41     ini<='1';
42     --Pasa a e1
43     wait for clk_period;
44     z<='0';
45     --Sigue en e1 y eb esta en 0
46     wait for clk_period;
47     a0<='0';
48     --Sigue en e1 y eb pasa a 1
49     wait for clk_period;
50     z<='1';
51     --Pasa a e2
52     wait for clk_period;
53     --Sigue en e2 porque ini esta en 1
54     wait for clk_period;
55     ini<='0';
56     z<='0';
57     a0<='0';
58     --Pasa a e0
59     wait for clk_period;
60     ini<='1';
61     --pasa a e1
62     wait for clk_period;
63     clr<='1';
64     wait;
65 end process;
66
67 end Behavioral;

```

3.1.2. Imagenes



3.2. Registro

3.2.1. Codigo

```

1 library IEEE;
2 library work;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use work.paqueteentidades.registro;


```

```

5 entity registro_TB is
6 end registro_TB;
7
8 architecture Behavioral of registro_TB is
9     signal la,ea,clk,clr:std_logic:='0';
10    signal d:std_logic_vector(8 downto 0):="000000000";
11    signal z,a0:std_logic:='0';
12    signal qa:std_logic_vector(8 downto 0):="000000000";
13    constant clk_period:time:=10ns;
14 begin
15    reg:registro port map(
16        la=>la,
17        ea=>ea,
18        clk=>clk,
19        clr=>clr,
20        d=>d,
21        z=>z,
22        a0=>a0,
23        qa=>qa
24    );
25    clkP:process
26    begin
27        clk<='1';
28        wait for clk_period/2;
29        clk<='0';
30        wait for clk_period/2;
31    end process;
32
33    regTB:process
34    begin
35        la<='1';
36        d<="110010100";
37        wait for clk_period;
38        d<="110011101";
39        la<='0';
40        wait for clk_period;
41        ea<='1';
42        wait for clk_period*3;
43        clr<='1';
44        wait for clk_period;
45        wait;
46    end process;
47
48 end Behavioral;

```

3.2.2. Imagenes



3.3. Contador

3.3.1.Codigo

```

1 library IEEE;
2 library work;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use work.paqueteentidades.contador;
5


```

```

6 entity contador_TB is
7 end contador_TB;
8
9 architecture Behavioral of contador_TB is
10     signal lb,eb,clr,clk:std_logic:= '0';
11     signal qb:std_logic_vector(3 downto 0):="0000";
12     constant clk_period:time:=10ns;
13 begin
14     cont:contador port map(
15         lb=>lb,
16         eb=>eb,
17         clr=>clr,
18         clk=>clk,
19         qb=>qb
20     );
21     clkP:process
22     begin
23         clk<='1';
24         wait for clk_period/2;
25         clk<='0';
26         wait for clk_period/2;
27     end process;
28     tb:process
29     begin
30         clr<='1';
31         wait for clk_period;
32         clr<='0';
33         eb<='1';
34         wait for clk_period*2;
35         eb<='0';
36         lb<='1';
37         wait for clk_period*2;
38         lb<='0';
39         eb<='1';
40         wait for clk_period*3;
41         clr<='1';
42         wait;
43     end process;
44 end Behavioral;

```

3.3.2. Imagenes



3.4. Decodificador

3.4.1.Codigo

```

1 library IEEE;
2 library work;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use work.paqueteEntidades.decodificador;
5
6 entity decodificador_TB is
7 end decodificador_TB;
8
9 architecture Behavioral of decodificador_TB is
10     signal qb:std_logic_vector(3 downto 0);
11     signal di:std_logic_vector(6 downto 0);
12 begin

```




```

13     deco:decodificador port map(
14         qb=>qb,
15         di=>di
16     );
17     decoTB:process
18     begin
19         qb<="0000";
20         wait for 1ns;
21         qb<="0010";
22         wait for 1ns;
23         qb<="1100";
24         wait for 1ns;
25         qb<="0001";
26         wait;
27     end process;
28 end Behavioral;

```

3.4.2. Imagenes



3.5. Mux


3.5.1. Codigo

```

1  library IEEE;
2  library work;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use work.paqueteentidades.muxD;
5
6  entity muxD_TB is
7  end muxD_TB;
8
9  architecture Behavioral of muxD_TB is
10     signal di:std_logic_vector(6 downto 0):="0000000";
11     signal ec:std_logic:='0';
12     signal disp:std_logic_vector(6 downto 0):="0000000";
13 begin
14     mux:muxD port map(
15         di=>di,
16         ec=>ec,
17         disp=>disp
18     );
19     muxTB:process
20     begin
21         ec<='0';
22         wait for 1ns;
23         ec<='1';
24         di<="0110000";
25         wait for 1ns;
26         di<="1101101";
27         wait for 1ns;
28         ec<='0';
29         wait;
30
31     end process;
32
33 end Behavioral;

```

3.5.2. Imágenes



3.6. Arquitectura completa

3.6.1. Código

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity cartaASM_TB is
5 end cartaASM_TB;
6
7 architecture Behavioral of cartaASM_TB is
8     component cartaASM is
9         port( ini,clr,clk:in std_logic;
10             d:in std_logic_vector(8 downto 0);
11             disp:out std_logic_vector(6 downto 0);
12             qa:out std_logic_vector(8 downto 0));
13     end component;
14     signal ini,clr,clk:std_logic:= '0';
15     signal d:std_logic_vector(8 downto 0):="00000000";
16     signal disp:std_logic_vector(6 downto 0):="0000000";
17     signal qa:std_logic_vector(8 downto 0):="00000000";
18     constant clk_period: time :=10ns;
19 begin
20     asm:cartaASM port map(
21         ini=>ini,
22         clr=>clr,
23         clk=>clk,
24         d=>d,
25         disp=>disp,
26         qa=>qa
27     );
28
29     clkProcess:process
30     begin
31         clk<='0';
32         wait for clk_period/2;
33         clk<='1';
34         wait for clk_period/2;
35     end process;
36
37     tb:process
38     begin
39         --a
40         clr<='1';
41
42         wait for clk_period;
43         clr<='0';
44         d<="101101011";
45         wait for clk_period;
46         ini<='1';
47         d<="000000000";
48         wait for clk_period*11;
49         ini<='0';
50         clr<='1';
51         --b
52         wait for clk_period*2;
53         clr<='0';
54         d<="000011101";
55         wait for clk_period;

```


```

56     ini<='1';
57     d<="000000000";
58     wait for clk_period*11;
59     ini<='0';
60     clr<='1';
61     --c
62     wait for clk_period*2;
63     clr<='0';
64     d<="000010000";
65     wait for clk_period;
66     ini<='1';
67     d<="000000000";
68     wait for clk_period*11;
69     ini<='0';
70     clr<='1';
71     --d
72     wait for clk_period*2;
73     clr<='0';
74     d<="100001000";
75     wait for clk_period;
76     ini<='1';
77     d<="000000000";
78     wait for clk_period*11;
79     ini<='0';
80     clr<='1';
81     --e
82     wait for clk_period*2;
83     clr<='0';
84     d<="000000000";
85     wait for clk_period;
86     ini<='1';
87     d<="000000000";
88     wait for clk_period*11;
89     ini<='0';
90     clr<='1';
91     wait;
92 end process;
93
94 end Behavioral;


```

3.6.2. Imágenes







4.2. Registro




4.3. Contador



4.4. Decodificador



4.5. Mux



4.6. Arquitectura Completa

