

Reporte de practica 3

González Pardo Adrian

Febrero 2020

1. Código VHDL

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity practica is
5     Port ( a,b : in STD_LOGIC_VECTOR (7 downto 0);
6           cin : in STD_LOGIC;
7           cout : out STD_LOGIC;
8           s : out STD_LOGIC_VECTOR (7 downto 0));
9 end practica;
10
11 architecture Behavioral of practica is
12 begin
13     process(a,b,cin)
14         variable P,g:std_logic_vector(7 downto 0);
15         variable c:std_logic_vector(8 downto 0);
16         variable auxc,auxa,auxb,auxd:std_logic;
17     begin
18         c(0):=cin;
19         for i in 0 to 7 loop
20             P(i):= a(i) xor b(i);
21             g(i):= a(i) and b(i);
22             s(i) <= P(i)xor c(i);
23
24             auxc:='1';
25
26             for j in 0 to i loop
27                 auxc:= auxc and P(j);
28             end loop;
29             auxa:= auxc and C(0);
30
31             auxd:='0';
32             for k in 0 to i-1 loop
33                 auxb:= '1';
34                 for m in k+1 to i loop
35                     auxb:= auxb and p(m);
36                 end loop;
37                 auxd:= auxd or (auxb and g(k));
```

```

38         end loop;
39         c(i+1) := g(i) or auxa or auxd;
40     end loop;
41     cout <= c(8);
42 end process;
43 end Behavioral;

```

Código fuente de sumador con acarreo anticipado

2. Test-Bench VHDL Código

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity simPrac2 is
5  -- Port ( );
6  end simPrac2;
7
8  architecture Behavioral of simPrac2 is
9  component practica is
10     Port(a,b : in STD_LOGIC_VECTOR (7 downto 0);
11         cin : in STD_LOGIC;
12         cout : out STD_LOGIC;
13         s : out STD_LOGIC_VECTOR (7 downto 0));
14 end component;
15 signal a: STD_LOGIC_VECTOR (7 downto 0) := x"00";
16 signal b: STD_LOGIC_VECTOR (7 downto 0) := x"00";
17 signal cin: STD_LOGIC := '0';
18 signal s: STD_LOGIC_VECTOR (7 downto 0);
19 signal cout: STD_LOGIC;
20 begin
21 sumaAnt: practica
22     Port map (
23         a=>a,
24         b=>b,
25         cin=>cin,
26         s=>s,
27         cout=>cout
28     );
29
30 p2: process
31 begin
32     cin <= '0';
33     a <= x"05";
34     b <= x"05";
35     wait for 10 ns;
36     a <= x"0C";
37     b <= x"07";
38     wait for 10 ns;
39     a <= x"09";
40     b <= x"05";
41     wait for 10 ns;


```

```


42  a<=x"0E";
43  b<=x"09";
44  wait for 10 ns;
45  a<=x"04";
46  b<=x"02";
47  wait for 10 ns;
48  a<=x"07";
49  b<=x"07";
50  wait for 10 ns;
51  a<=x"0F";
52  b<=x"05";
53  wait for 10 ns;
54  a<=x"0B";
55  b<=x"08";
56  wait for 10 ns;
57  a<=x"01";
58  b<=x"04";
59  wait;
60 end process;
61
62 end Behavioral;

```


Código de simulación
Anexo de fotos de la simulación a impulsos




*Primer parte con valores hexadecimales equivalentes a valores decimales: $a = 5_{10}$ & $b = 5_{10}$
con salida $s = A_{16} = 10_{10}$*




*Segunda parte con valores hexadecimales equivalentes a valores decimales: $a = C_{16} = 12_{10}$ &
 $b = 7_{10}$ con salida $s = 13_{16} = 19_{10}$*




Tercer parte con valores hexadecimales equivalentes a valores decimales: $a = 9_{10}$ & $b = 5_{10}$ con salida $s = E_{16} = 14_{10}$




Cuarta parte con valores hexadecimales equivalentes a valores decimales: $a = E_{16} = 14_{10}$ & $b = 9_{10}$ con salida $s = 17_{16} = 23_{10}$




Quinta parte con valores hexadecimales equivalentes a valores decimales: $a = 4_{10}$ & $b = 2_{10}$ con salida $s = 6_{10}$




Sexta parte con valores hexadecimales equivalentes a valores decimales: $a = 7_{10}$ & $b = 7_{10}$ con salida $s = E_{16} = 14_{10}$



Septima parte con valores hexadecimales equivalentes a valores decimales: $a = F_{16} = 15_{10}$ & $b = 5_{10}$ con salida $s = 14_{16} = 20_{10}$



Octava parte con valores hexadecimales equivalentes a valores decimales: $a = B_{16} = 11_{10}$ & $b = 8_{10}$ con salida $s = 13_{16} = 19_{10}$



Novena parte con valores hexadecimales equivalentes a valores decimales: $a = 1_{10}$ & $b = 4_{10}$ con salida $s = 5_{10}$

3. Tabla de resultados

Operación	A	B	S	Cout
Suma	5	5	10	0
Suma	12	7	19	0
Suma	9	5	14	0
Suma	14	9	23	0
Suma	4	2	6	0
Suma	7	7	14	0
Suma	15	5	20	0
Suma	11	8	19	0
Suma	1	4	5	0

4. Diagrama RTL




Diagrama RTL del archivo VHDL del sumador con acarreo anticipado de 8 bits

5. Diagrama de Síntesis




Diagrama de Síntesis del archivo VHDL del sumador con acarreo anticipado de 8 bits