# Reporte de practica 6

#### González Pardo Adrian

Marzo 2020

### 1. Código VHDL

### 1.1. Mux de 16 canales

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity muxGral is
      Port (chanel_0:in std_logic_vector(15 downto 0);
           chanel_1:in std_logic_vector(15 downto 0);
           chanel_2:in std_logic_vector(15 downto 0);
           chanel_3:in std_logic_vector(15 downto 0);
           chanel_4:in std_logic_vector(15 downto 0);
           chanel_5:in std_logic_vector(15 downto 0);
11
           chanel_6:in std_logic_vector(15 downto 0);
          chanel_7:in std_logic_vector(15 downto 0);
          chanel_8:in std_logic_vector(15 downto 0);
13
14
          chanel_9:in std_logic_vector(15 downto 0);
           chanel_10:in std_logic_vector(15 downto 0);
           chanel_11:in std_logic_vector(15 downto 0);
16
           chanel_12:in std_logic_vector(15 downto 0);
17
           chanel_13:in std_logic_vector(15 downto 0);
           chanel_14:in std_logic_vector(15 downto 0);
19
           chanel_15:in std_logic_vector(15 downto 0);
20
           selectMux: in STD_LOGIC_VECTOR (3 downto 0);
21
      outMux :out std_logic_vector(15 downto 0) );
22
23 end muxGral;
24
25 architecture Behavioral of muxGral is
26 begin
27
      process(selectMux)
28
          begin
               case selectMux is
29
                       when "0000"
                                     =>outMux <= chanel_0;
30
                       when "0001"
                                     =>outMux <= chanel_1;
                       when "0010"
                                     =>outMux <= chanel_2;
32
                       when "0011"
                                     =>outMux <= chanel_3;
33
                        when "0100"
                                     =>outMux <= chanel_4;
34
                       when "0101"
                                     =>outMux <= chanel_5;
                       when "0110"
                                    =>outMux <= chanel_6;
                       when "0111"
                                     =>outMux <= chanel_7;
                       when "1000"
                                     =>outMux <= chanel_8;
38
                       when "1001"
                                     =>outMux <= chanel_9;
                       when "1010"
                                     =>outMux <= chanel_10;
40
                       when "1011"
                                     =>outMux <= chanel_11;
41
                        when "1100"
                                     =>outMux <= chanel_12;
42
                        when "1101"
                                     =>outMux <= chanel_13;
                       when "1110" =>outMux <= chanel_14;</pre>
44
                       when others => outMux <= chanel_15;</pre>
45
                   end case;
46
      end process;
48 end Behavioral;
```

#### 1.2. Mux de 2 canales

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 entity mux2 is
      Port(p,s: in STD_LOGIC_VECTOR (15 downto 0);
           sel : in STD_LOGIC;
            sout : out STD_LOGIC_VECTOR (15 downto 0));
7 end mux2;
9 architecture Behavioral of mux2 is
10 begin
11
      process(sel)
          begin
12
          if (sel = '0')then
13
14
              sout <= p;
15
               sout <= s;
16
           end if;
17
      end process;
19 end Behavioral;
```

#### 1.3. Demux de 16 canales

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 entity demuxG is
       Port(output:out std_logic_vector(15 downto 0);
           input: in std_logic;
           selector:in std_logic_vector(3 downto 0));
7 end demuxG;
  architecture Behavioral of demuxG is
10
11 begin
       process(selector,input)
12
          begin
                if(input = '1')then
14
                    case selector is
                        when "0000" =>output <= "000000000000001";</pre>
16
                        when "0001" =>output <= "0000000000000010";</pre>
17
                        when "0010" =>output <= "0000000000000100";</pre>
18
                        when "0011" =>output <= "000000000001000";</pre>
19
                        when "0100" =>output <= "000000000010000";</pre>
20
                        when "0101" =>output <= "000000000100000";</pre>
                        when "0110"
22
                                      =>output <= "000000001000000";
                        when "0111"
                                      =>output <= "000000010000000";
23
                                       =>output <= "000000100000000";
                        when "1000"
24
25
                        when "1001"
                                      =>output <= "0000001000000000";
                        when "1010"
                                      =>output <= "000001000000000";
26
                        when "1011" =>output <= "000010000000000";</pre>
27
                        when "1100" =>output <= "000100000000000";</pre>
28
                        when "1101" =>output <= "001000000000000";</pre>
                        when "1110" =>output <= "0100000000000000";</pre>
30
                        when others => output <= "1000000000000000";</pre>
31
                    end case:
32
33
                    output <= "0000000000000000";</pre>
34
                end if;
35
       end process;
36
37 end Behavioral;
```

#### 1.4. Registro de 16 bits

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
4 entity registro is
      Port ( d : in STD_LOGIC_VECTOR (15 downto 0);
              q : out STD_LOGIC_VECTOR (15 downto 0);
              clr,clk,l : in STD_LOGIC);
  end registro;
10 architecture Behavioral of registro is
11
12
       process(clr,clk,l,d)
      begin
           if(clr = '1') then
14
               q<=(others=>'0');
           elsif rising_edge(clk) then
               if(l='1') then
                   q \le d;
18
               end if;
19
           end if;
      end process;
21
22 end Behavioral;
```

### 1.5. Archivo de registros

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity archRegistros is
      Port(writeData : in STD_LOGIC_VECTOR (15 downto 0);
6
              writeReg : in STD_LOGIC_VECTOR (3 downto 0);
              readReg1 : in STD_LOGIC_VECTOR (3 downto 0);
              readReg2 : in STD_LOGIC_VECTOR (3 downto 0);
9
              shamt : in STD_LOGIC_VECTOR (3 downto 0);
             WR, CLK : in STD_LOGIC;
11
             SHE, DIR, clr : in STD_LOGIC;
              readData1 : inout STD_LOGIC_VECTOR (15 downto 0);
13
              readData2 : out STD_LOGIC_VECTOR (15 downto 0));
14
15 end archRegistros;
16
  architecture Behavioral of archRegistros is
17
      component registro
18
      Port(d : in STD_LOGIC_VECTOR (15 downto 0);
            q : out STD_LOGIC_VECTOR (15 downto 0);
20
            clr,clk,l : in STD_LOGIC);
21
      end component;
22
      component barrel
24
      Port(dato : in STD_LOGIC_VECTOR (15 downto 0);
25
            res : out STD_LOGIC_VECTOR (15 downto 0);
26
            dir : std_logic;
            s : in STD_LOGIC_VECTOR (3 downto 0));
28
      end component;
30
31
      component muxGral
      Port (chanel_0:in std_logic_vector(15 downto 0);
32
33
             chanel_1:in std_logic_vector(15 downto 0);
             chanel_2:in std_logic_vector(15 downto 0);
34
             chanel_3:in std_logic_vector(15 downto 0);
35
             chanel_4:in std_logic_vector(15 downto 0);
36
37
             chanel_5:in std_logic_vector(15 downto 0);
             chanel_6:in std_logic_vector(15 downto 0);
38
39
             chanel_7:in std_logic_vector(15 downto 0);
             chanel_8:in std_logic_vector(15 downto 0);
40
             chanel_9:in std_logic_vector(15 downto 0);
41
             chanel_10:in std_logic_vector(15 downto 0);
             chanel_11:in std_logic_vector(15 downto 0);
43
             chanel_12:in std_logic_vector(15 downto 0);
44
            chanel_13:in std_logic_vector(15 downto 0);
45
```

```
chanel_14:in std_logic_vector(15 downto 0);
46
              chanel_15:in std_logic_vector(15 downto 0);
47
               selectMux: in STD_LOGIC_VECTOR (3 downto 0);
48
              outMux :out std_logic_vector(15 downto 0) );
49
50
        end component;
51
        component demuxG
        Port(output:out std_logic_vector(15 downto 0);
53
            input: in std_logic;
54
            selector:in std_logic_vector(3 downto 0));
55
       end component;
56
57
58
        component mux2
        Port(p,s: in STD_LOGIC_VECTOR (15 downto 0);
59
             sel : in STD_LOGIC;
60
             sout : out STD_LOGIC_VECTOR (15 downto 0));
61
62
        end component;
63
       signal BS_out :std_logic_vector(15 downto 0); -- salida del barrel shifter
64
       signal WRSHE_out :std_logic_vector(15 downto 0);
65
        signal WR_writeREG:std_logic_vector(15 downto 0);
66
       TYPE banco is array (0 to 15) of std_logic_vector(15 downto 0);
67
        signal q:banco;
68
69
70 begin
       WR_writeregister: demuxG Port map(
71
            output => WR_writeREG,
72
            input => WR,
73
            selector => writeReg
74
75
76
77
        Barrel_shifter:barrel Port map(
            dato => readData1,
78
            res => BS_out,
79
            dir => DIR,
80
            s => shamt
81
       );
82
83
        entrada_registros: mux2 port map(
84
            sel => SHE,
85
            p => writeData,
86
            s => BS_out,
87
            sout =>WRSHE_out
88
89
90
        ciclo: for i in 0 to 15 generate
91
            Registros:registro PORT MAP(
92
            d=>WRSHE_out,
93
94
            q \Rightarrow q(i),
            clr =>clr,
95
            clk => CLK.
96
            L =>WR_writeREG(i)
97
            );
99
       end generate;
100
        muxreadData1:muxGral Port map(
            chanel_0 \Rightarrow q(0),
            chanel_1 => q(1),
            chanel_2 => q(2),
104
            chanel_3 \Rightarrow q(3),
106
            chanel_4 \Rightarrow q(4),
            chanel_5 \Rightarrow q(5),
107
            chanel_6 \Rightarrow q(6),
108
            chanel_7 \Rightarrow q(7),
            chanel_8 \Rightarrow q(8),
            chanel_9 \Rightarrow q(9),
111
            chanel_10 \Rightarrow q(10),
112
```

```
chanel_11 \Rightarrow q(11),
               chanel_12 \Rightarrow q(12),
114
               chanel_13 \Rightarrow q(13),
               chanel_14 \Rightarrow q(14),
               chanel_15 \Rightarrow q(15),
117
               selectMux => readReg1,
118
               outMux =>readData1
119
         );
         muxreadData2:muxGral Port map(
121
              chanel_0 \Rightarrow q(0),
               chanel_1 \Rightarrow q(1),
123
124
              chanel_2 \Rightarrow q(2),
              chanel_3 \Rightarrow q(3),
               chanel_4 \Rightarrow q(4),
126
               chanel_5 \Rightarrow q(5),
127
               chanel_6 \Rightarrow q(6),
128
               chanel_7 => q(7),
               chanel_8 \Rightarrow q(8),
130
               chanel_9 \Rightarrow q(9),
131
               chanel_10 \Rightarrow q(10),
132
               chanel_11 \Rightarrow q(11),
               chanel_12 \Rightarrow q(12),
134
               chanel_13 \Rightarrow q(13),
135
               chanel_14 \Rightarrow q(14),
136
137
               chanel_15 \Rightarrow q(15),
               selectMux => readReg2,
138
               outMux =>readData2
139
         );
140
141 end Behavioral;
```

### 2. Test-Bench VHDL Código

### 2.1. Test-Bench registro

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity registroTB is
5 -- Port ();
6 end registroTB;
8 architecture Behavioral of registroTB is
9 component registro
      Port ( d : in STD_LOGIC_VECTOR (15 downto 0);
10
11
              q : out STD_LOGIC_VECTOR (15 downto 0);
              clr,clk,l : in STD_LOGIC);
13 end component;
signal d : STD_LOGIC_VECTOR (15 downto 0);
signal q : STD_LOGIC_VECTOR (15 downto 0);
signal clr,clk,l : STD_LOGIC;
constant periodo : time := 10 ns;
18 begin
      tb:registro port map(
19
          d \Rightarrow d,
20
           q \Rightarrow q,
21
          clr => clr,
22
          clk => clk,
23
          1 => 1
      );
25
      reloj : process
26
27
          begin
               clk <= '0';
               wait for 5 ns;
29
               clk <= '1';
30
               wait for 5 ns;
31
      end process;
```

```
simulacion: process
33
           begin
34
                clr <= '1';
35
                1 <= '0';
                d <= "0001110011110000";</pre>
37
                wait for 40 ns;
38
                clr <= '0';
39
                1 <= '1';
40
                d <= "0001110011110000";
41
                wait for 40 ns;
42
                clr <= '0';
43
               1 <= '0';
44
                d <= "0000010011110000";</pre>
45
                wait for 40 ns;
46
                clr <= '0';
47
                1 <= '1';
48
                d <= "11111111111111111;
49
                wait for 40 ns;
50
                clr <= '1';
51
                1 <= '0';
                d <= "0001110011110000";</pre>
                wait for 40 ns;
54
                wait;
55
       end process;
57 end Behavioral;
```

### 2.2. Test-Bench barrel shifter

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity barrelTB is
5 -- Port ():
6 end barrelTB;
8 architecture Behavioral of barrelTB is
9 component barrel is
      Port ( dato : in STD_LOGIC_VECTOR (15 downto 0);
10
             res : out STD_LOGIC_VECTOR (15 downto 0);
11
12
             dir : std_logic;
             s : in STD_LOGIC_VECTOR (3 downto 0));
13
14 end component;
signal dato : STD_LOGIC_VECTOR (15 downto 0);
signal res : STD_LOGIC_VECTOR (15 downto 0);
18 signal dir: std_logic;
signal s : STD_LOGIC_VECTOR (3 downto 0);
20 begin
      u1 : Barrel
21
      Port map (
22
          dato => dato,
24
          res => res,
          dir =>dir,
25
          s => s
26
          );
27
28
29
      simulacion : process
          begin
30
          dato <= "000000010010111";
31
          s <= "0011";
32
          dir <='0';
33
          wait for 10 ns;
34
35
          dato <= "0000110010010111";
          s <= "1011";
36
          dir <='0';
37
          wait for 10 ns;
38
         dato <= "1111111110011111";
```

```
s <= "0011":
40
           dir <='1';
41
           wait for 10 ns;
42
           dato <= "100101111100111111";
           s <= "1011";
44
           dir <='1';
45
           wait for 10 ns;
46
           wait;
47
48
       end process;
49
50
52 end Behavioral;
```

#### 2.3. Test-Bench archivo de registros

```
1 LIBRARY ieee;
2 LIBRARY STD;
3 USE STD.TEXTIO.ALL;
4 USE ieee.std_logic_TEXTIO.ALL;
                                    --PERMITE USAR STD_LOGIC
5 USE ieee.std_logic_1164.ALL;
6 USE ieee.std_logic_UNSIGNED.ALL;
  USE ieee.std_logic_ARITH.ALL;
10 entity archRegTB is
11 -- Port ();
12 end archRegTB;
13
14 architecture Behavioral of archRegTB is
      component archRegistros
15
      Port(writeData : in STD_LOGIC_VECTOR (15 downto 0);
16
              writeReg : in STD_LOGIC_VECTOR (3 downto 0);
17
              readReg1 : in STD_LOGIC_VECTOR (3 downto 0);
18
              readReg2 : in STD_LOGIC_VECTOR (3 downto 0);
              shamt : in STD_LOGIC_VECTOR (3 downto 0);
20
              WR, CLK : in STD_LOGIC;
21
22
              SHE, DIR, clr : in STD_LOGIC;
              readData1 : inout STD_LOGIC_VECTOR (15 downto 0);
              readData2 : out STD_LOGIC_VECTOR (15 downto 0));
      end component;
25
26
      --inputs
27
      signal writeData : STD_LOGIC_VECTOR (15 downto 0);
28
      signal writeReg : STD_LOGIC_VECTOR (3 downto 0);
29
      signal readReg1 : STD_LOGIC_VECTOR (3 downto 0);
30
      signal readReg2 :
                          STD_LOGIC_VECTOR (3 downto 0);
31
      signal shamt : STD_LOGIC_VECTOR (3 downto 0);
32
      signal WR,CLK : STD_LOGIC := '0';
33
      signal SHE,DIR,clr : STD_LOGIC;
34
35
      --outputs
36
      signal readData1 : STD_LOGIC_VECTOR (15 downto 0);
37
      signal readData2 : STD_LOGIC_VECTOR (15 downto 0);
38
39
40
      --clock
      constant CLK_period : time := 10 ns;
41
42
43 begin
      tb_AR:archRegistros port map(
44
           writeData =>writeData,
45
           writeReg => writeReg,
46
47
           readReg1 => readReg1,
           readReg2 => readReg2,
           shamt => shamt,
49
           WR => WR,
50
          CLK => CLK,
51
```

```
SHE => SHE.
52
           DIR => DIR,
           clr => clr,
54
           readData1 => readData1,
           readData2 => readData2
56
       ):
57
       CLK_process : process
58
           begin
               CLK <= '0':
60
           wait for CLK_period/2;
61
               CLK <= '1';
62
63
           wait for CLK_period/2;
64
       end process;
65
       simulacion:process
           file ARCH_SAL : TEXT;
66
           variable LINEA_SAL: line;
67
           variable VAR_RD1: STD_LOGIC_VECTOR (15 downto 0);
           variable VAR_RD2: STD_LOGIC_VECTOR (15 downto 0);
69
70
           file ARCH_ENT :TEXT;
71
           variable LINEA_ENT :line;
           variable VAR_WD : STD_LOGIC_VECTOR (15 downto 0);
73
           variable VAR_WrRe : STD_LOGIC_VECTOR (3 downto 0);
74
           variable VAR_RR1 : STD_LOGIC_VECTOR (3 downto 0);
           variable VAR_RR2 : STD_LOGIC_VECTOR (3 downto 0);
76
           variable VAR_shamt : STD_LOGIC_VECTOR (3 downto 0);
           variable VAR_WR: STD_LOGIC;
78
           variable VAR_SHE, VAR_DIR, VAR_clr : STD_LOGIC;
79
80
           VARIABLE CADENA : STRING(1 TO 6);
81
82
       begin
83
           file_open(ARCH_ENT, "/media/d3vcr4ck/externData/materias-Sem20_2/
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/registros/input.
       txt", READ_MODE);
           file_open(ARCH_SAL, "/media/d3vcr4ck/externData/materias-Sem20_2/
85
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/registros/output.
       txt", WRITE_MODE);
86
           CADENA := "_RR1__";
87
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "RR1"
         CADENA := " RR2";
89
         write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1); --ESCRIBE LA CADENA "RR2"
90
         CADENA := " SHAMT";
91
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "SHAMT"
         CADENA := " _WREG";
93
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "WREG"
94
         \texttt{CADENA} \ := \ " \ \_\texttt{WD}\_\_";
95
96
         write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
                                                               --ESCRIBE LA CADENA "WD"
           CADENA := " _{WR}_{-}";
97
         write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1); --ESCRIBE LA CADENA "WR"
98
         CADENA := " _SHE_";
99
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1);
                                                              --ESCRIBE LA CADENA "SHE"
         CADENA := " _DIR_";
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "DIR"
         CADENA := " _RD1_";
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1);
                                                               --ESCRIBE LA CADENA "RD1"
         CADENA := " _RD2_";
106
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "RD2"
         writeline(ARCH_SAL,LINEA_SAL);
108
109
         wait for 100 ns;
111
         for I in 0 to 11 loop
           readline(ARCH_ENT,LINEA_ENT);
114
```

```
Hread(LINEA_ENT, VAR_WD);
            writeData <= VAR_WD;</pre>
116
            Hread(LINEA_ENT, VAR_WrRe);
117
            writeReg <= VAR_WrRe;</pre>
118
            Hread(LINEA_ENT, VAR_RR1);
119
            readReg1 <= VAR_RR1;</pre>
120
            Hread(LINEA_ENT, VAR_RR2);
121
            readReg2 <= VAR_RR2;
            Hread(LINEA_ENT, VAR_shamt);
            shamt <= VAR_shamt;</pre>
124
            read(LINEA_ENT, VAR_WR);
125
126
            WR <= VAR_WR;
127
            read(LINEA_ENT, VAR_SHE);
            SHE <= VAR_SHE;
128
            read(LINEA_ENT, VAR_DIR);
129
            DIR <= VAR_DIR;
130
            read(LINEA_ENT, VAR_clr);
            clr <= VAR_clr;</pre>
133
           --wait until rising_edge(CLK);
134
            wait for 10ns;
            VAR_RD1 := readData1;
136
            VAR_RD2 := readData2;
138
139
140
            HWRITE(LINEA_SAL, VAR_RR1, right, 5);
            HWRITE(LINEA_SAL, VAR_RR2, right, 5);
141
            WRITE(LINEA_SAL, VAR_shamt, right, 5);
142
143
            HWRITE(LINEA_SAL, VAR_WrRe, right, 5);
            HWRITE(LINEA_SAL, VAR_WD, right, 5);
144
          WRITE(LINEA_SAL, VAR_WR, right, 5);
145
            WRITE(LINEA_SAL, VAR_SHE, right, 5);
146
            WRITE(LINEA_SAL, VAR_DIR, right, 5);
148
            HWRITE(LINEA_SAL, VAR_RD1, right, 5);
            HWRITE(LINEA_SAL, VAR_RD2, right, 5);
149
150
            writeline(ARCH_SAL,LINEA_SAL);
          end loop;
          file_close(ARCH_ENT);
153
          file_close(ARCH_SAL);
154
          wait;
        end process;
157 end Behavioral;
```

#### 2.3.1. Archivos de entrada y salida para esta sección

#### Archivo de entrada (input.txt)

```
1 0f86 5 8 4 0 1 0 1 1
2 0089 1 1 0 0 1 0 0 0
3 0072 2 2 1 0 1 0 0 0
4 0123 3 3 0 0 1 0 0 0
5 0053 4 4 0 0 1 0 0 0
6 ffff f 1 2 0 0 0 0 0
7 eeee e 3 4 0 0 0 0 0
  1234 2 1 2 3 1 1 0 0
  5555 4 3 4 5
                1
10 fffff f 1 2 0 0 0 0 0
11 eeee e 3 4 0 0 0 0 0
12 Of 86 5 8 4 0 1 0 1 1
13
14
16
17
18 WriteData | writeReg | RR1 | RR2 | shamt | WR | SHE | DIR | clr
```

### Archivo de salida (output.txt)


1	_RR1	_RR2	SHAMT	_WREG	_ W	D	_WR_		SHE_	_DIR_	_RD1_	_RD2_		
2	8	4 0000	5 (	0F86	1	0	1	0000	0000					
3	1	0 0000	1 (	0089	1	0	0	0089	0000					
4	2	1 0000	2 (	0072	1	0	0	0072	0089					
5	3	0 0000	3 (	0123	1	0	0	0123	0000					
6	4	0 0000	4 (	0053	1	0	0	0053	0000					
7	1	2 0000	F I	FFFF	0	0	0	0089	0072					
8	3	4 0000	E	EEEE	0	0	0	0123	0053					
9	1	2 0011	2 :	1234	1	1	0	0089	0448					
10	3	0 0101	4 5	5555	1	1	1	0123	0000					
11	1	2 0000	F	FFFF	0	0	0	0089	0448					
12	3	4 0000	E I	EEEE	0	0	0	0123	0009					
13	8	4 0000	5 (	0F86	1	0	1	0000	0000					


### 2.3.2. Tabla de resultados de la salida

RR1	RR2	SHAMT	WREG	WD	WR	SHE	DIR	RD1	RD2
8	4	0000	5	0F86	1	0	1	0000	0000
1	0	0000	1	0089	1	0	0	0089	0000
2	1	0000	2	0072	1	0	0	0072	0089
3	0	0000	3	0123	1	0	0	0123	0000
4	0	0000	4	0053	1	0	0	0053	0000
1	2	0000	F	FFFF	0	0	0	0089	0072
3	4	0000	E	EEEE	0	0	0	0123	0053
1	2	0011	2	1234	1	1	0	0089	0448
3	0	0101	4	5555	1	1	1	0123	0000
1	2	0000	F	FFFF	0	0	0	0089	0448
3	4	0000	E	EEEE	0	0	0	0123	0009
8	4	0000	5	0F86	1	0	1	0000	0000


# 3. Simulaciones

### 3.1. Registro






### 3.2. Barrel-Shifter




# 4. Diagramas RTL


# 4.1. Registro




### 4.2. Mux 16 canales




# 4.3. Mux 2 canales



# 4.4. Demux



# 4.5. Barrel-Shifter



# 4.6. Archivo de Registros

