## Reporte ESCOMips Parte 1

### González Pardo Adrian

Junio 2020

### 1. Código de modulos de hardware

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  package modulosHardware is
4
        - Elementos de la ALU 16 Bits
       component sumador is
6
      Port ( a,b,cin : in STD_LOGIC;
              s,cout : out STD_LOGIC);
      end component;
10
      component alu is
11
       Port ( a, b, sela, selb, cin : in STD_LOGIC;
              res, cout : out STD_LOGIC;
14
              op : in STD_LOGIC_VECTOR (1 downto 0));
       end component:
16
       --Fin elementos de la ALU
17
       --Archivo de registros
19
       component demuxG is
20
21
       Port ( input : in STD_LOGIC;
              selector : in STD_LOGIC_VECTOR (3 downto 0);
              output : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
24
25
       component registro is
       Port ( d : in STD_LOGIC_VECTOR (15 downto 0);
27
              clr,clk,l : in STD_LOGIC;
28
              q : out STD_LOGIC_VECTOR (15 downto 0));
29
       end component;
       component muxGral is
33
       Port ( chanel_0,chanel_1,chanel_2,chanel_3,chanel_4,chanel_5,chanel_6,chanel_7,chanel_8
       , chanel_9, chanel_10, chanel_11, chanel_12, chanel_13, chanel_14, chanel_15 : in
       STD_LOGIC_VECTOR (15 downto 0);
              selectMux : in STD_LOGIC_VECTOR (3 downto 0);
34
              outMux : out STD_LOGIC_VECTOR (15 downto 0));
35
       end component;
36
37
       component barrel is
38
39
       Port ( dato : in STD_LOGIC_VECTOR (15 downto 0);
              s : in STD_LOGIC_VECTOR (3 downto 0);
41
              dir : std_logic;
              res : out STD_LOGIC_VECTOR (15 downto 0));
42
       end component;
43
44
45
       component mux2 is
       Port ( p,s : in STD_LOGIC_VECTOR (15 downto 0);
46
              sel : in STD_LOGIC;
47
              sout : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
```

```
50
       --Fin de archivo de registros
51
       --Unidad de control
53
54
       component regControl is
       Port ( D : in STD_LOGIC_VECTOR (3 downto 0);
55
56
               Q : out STD_LOGIC_VECTOR (3 downto 0);
               CLR,CLK,L : in STD_LOGIC);
57
58
       end component;
59
       component condition is
60
61
       Port ( Q : in STD_LOGIC_VECTOR (3 downto 0);
62
               EQ, NE, LT, LE, GT, GE : out STD_LOGIC);
63
       end component;
64
       component decInstrucciones is
65
66
       Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
               TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI : out STD_LOGIC);
67
       end component;
68
69
       component level is
70
       Port ( CLR, CLK : in STD_LOGIC;
71
              NA : out STD_LOGIC);
72
       end component;
73
74
       component mopcode is
75
       Port ( opCode : in STD_LOGIC_VECTOR (4 downto 0);
76
               micro : out STD_LOGIC_VECTOR (19 downto 0));
77
78
       end component;
79
       component mfuncode is
80
81
       Port ( funCode : in STD_LOGIC_VECTOR (3 downto 0);
               micro : out STD_LOGIC_VECTOR (19 downto 0));
82
83
       end component;
84
       component unControl is
85
       Port ( TIPOR, BEQI, BNEQI, BLTI, BLETI, BGTI, BGETI, NA, EQ, NE, LT, LE, GT, GE: in STD_LOGIC;
86
87
               SM,SDOPC : out STD_LOGIC);
       end component;
88
89
       --Fin Unidad de control
90
91
92
93
94
95
96
       --Componentes ESCOMips
97
98
       component aluN is
       generic(m:integer:=16);
99
       Port ( a, b : in STD_LOGIC_VECTOR (m-1 downto 0);
100
               aluop : in STD_LOGIC_VECTOR (3 downto 0);
               res : out STD_LOGIC_VECTOR (m-1 downto 0);
               n,z,ov,co : out STD_LOGIC
              );
       end component;
106
       --Memoria de datos para almacenamiento
108
       component memoriaDatos is
       generic (
109
           m : integer := 16; --tamanio del bus de direcciones
           n : integer := 16 --tamanio de palabra (dato)
       Port(add : in STD_LOGIC_VECTOR (m-1 downto 0);
             dataIn : in STD_LOGIC_VECTOR (n-1 downto 0);
114
            wd, clk : in STD_LOGIC;
             dataOut : out STD_LOGIC_VECTOR (n-1 downto 0));
116
```

```
end component;
117
       --Fin memoria de datos
118
       component archRegistros is
119
       Port ( writeData : in STD_LOGIC_VECTOR (15 downto 0);
               writeReg,readReg1,readReg2,shamt : in STD_LOGIC_VECTOR (3 downto 0);
               WR, CLK, SHE, DIR, clr : in STD_LOGIC;
               readData1 : inout STD_LOGIC_VECTOR (15 downto 0);
               readData2 : out STD_LOGIC_VECTOR (15 downto 0));
124
       end component;
       --Memoria de Programa (Contador de programa)
126
       component memoriaPrograma is
128
       generic(
129
           m:integer:= 10; --tamanio del bus de direcciones
           n:integer:= 25--tamanio de palabra
130
131
       Port(dir:in STD_LOGIC_VECTOR (m-1 downto 0);
             inst:out STD_LOGIC_VECTOR (n-1 downto 0));
       end component;
134
       --Fin Memoria de Programa
135
       --Pila
136
       component pila is
138
       generic(
           N:integer:=16;
139
           B:integer:=3
       );
141
       Port(PCin:in STD_LOGIC_VECTOR(N-1 downto 0);
142
            DW, UP, WPC, CLK, CLR: in STD_LOGIC;
143
             PCout: out STD_LOGIC_VECTOR(N-1 downto 0);
144
145
             SP_out:out STD_LOGIC_VECTOR(B-1 downto 0));
146
       end component;
       --Fin Pila
147
       component unidadControl is
148
       Port ( funCode, banderas : in STD_LOGIC_VECTOR (3 downto 0);
149
               CLK,CLR : in STD_LOGIC;
               opCode : in STD_LOGIC_VECTOR (4 downto 0);
               microinstruccion : out STD_LOGIC_VECTOR (19 downto 0));
       end component;
153
154
       component extendDir is
       Port ( entrada : in STD_LOGIC_VECTOR (11 downto 0);
156
               salida : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
158
       component extendSig is
160
       Port ( entrada : in STD_LOGIC_VECTOR (11 downto 0);
               salida : out STD_LOGIC_VECTOR (15 downto 0));
       end component;
163
164
       component mux4bits is
       Port ( entrada, entrada1 : in STD_LOGIC_VECTOR (3 downto 0);
166
               flag : in STD_LOGIC;
167
               salida : out STD_LOGIC_VECTOR (3 downto 0));
       end component;
170
       component mux16bits is
       Port ( entrada, entrada1 : in STD_LOGIC_VECTOR(15 downto 0);
            flag : in STD_LOGIC;
173
            salida : out STD_LOGIC_VECTOR(15 downto 0));
174
       end component;
177
       --Fin ESCOMips
178
       --ESCOMips
179
180
       component escomips is
181
       Port ( clk,rclr : in STD_LOGIC;
182
          PC : out STD_LOGIC_VECTOR(15 downto 0);
183
```

```
instruccion : out STD_LOGIC_VECTOR(24 downto 0);
readData1,readData2,aluOut,busSR : out STD_LOGIC_VECTOR(15 downto 0)
);
end component;
--Fin
end modulosHardware;
```

### 2. Código de la arquitectura ESCOMips

```
1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use WORK.modulosHardware.pila;
5 use WORK.modulosHardware.memoriaPrograma;
6 use WORK.modulosHardware.mux4bits;
  use WORK.modulosHardware.mux16bits;
  use WORK.modulosHardware.extendDir;
  use WORK.modulosHardware.extendSig;
use WORK.modulosHardware.archRegistros;
use WORK.modulosHardware.aluN;
use WORK.modulosHardware.memoriaDatos;
use WORK.modulosHardware.unidadControl;
14
  entity escomips is
15
       Port ( clk,rclr : in STD_LOGIC;
16
           PC : out STD_LOGIC_VECTOR(15 downto 0);
           instruccion : out STD_LOGIC_VECTOR(24 downto 0);
18
           readData1, readData2, aluOut, busSR : out STD_LOGIC_VECTOR(15 downto 0)
19
           ):
  end escomips;
21
  architecture Behavioral of escomips is
23
      signal sr2Out,flagsALU : STD_LOGIC_VECTOR(3 downto 0);
24
       signal sdmpOut,swdOut,sop1Out,sop2Out,sdmdOut,srOut,sextOut,eSig,eDir :
      STD_LOGIC_VECTOR(15 downto 0);
       signal outPila : STD_LOGIC_VECTOR(15 downto 0);
26
      signal SDMP, DW, UP, WPC, SR2, SWD, SEXT, SHE, DIR, WR, SOP1, SOP2, SDMD, WD, SR, CLR: STD_LOGIC;
27
       signal sp : STD_LOGIC_VECTOR(2 downto 0);
28
29
      signal outMemoria : STD_LOGIC_VECTOR(24 downto 0);
       signal microinstruccion : STD_LOGIC_VECTOR (19 downto 0);
30
       signal outReadData1,outReadData2,outALU,outMemDatos : STD_LOGIC_VECTOR(15 downto 0);
31
  begin
33
       process (SDMP,DW,UP,WPC,SR2,SWD,SEXT,SHE,DIR,WR,SOP1,SOP2,SDMD,WD,SR,microinstruccion)
34
       begin
35
           SDMP <= microinstruccion (19);
           UP <= microinstruccion(18);</pre>
37
           DW<=microinstruccion(17):
38
           WPC <= microinstruccion (16);
39
           SR2 <= microinstruccion (15);
           SWD <= microinstruccion (14);
           SEXT <= microinstruccion (13);
42
           SHE <= microinstruccion (12);
43
44
           DIR <= microinstruccion (11);
           WR <= microinstruccion (10);
45
46
           SOP1 <= microinstruccion (9);
           SOP2 <= microinstruccion(8);
47
           SDMD <= microinstruccion(3);</pre>
           WD <= microinstruccion(2);
49
           SR <= microinstruccion(1);</pre>
50
       end process;
51
       pilaCom:pila port map(
53
          PCin=>sdmpOut,
54
```


```
DW = > DW.
55
56
            UP=>UP,
            WPC=>WPC,
57
58
            CLK => CLK,
            CLR => CLR,
59
            PCout=>outPila,
60
61
            SP_out=>sp
62
       );
63
        memoriaProgramaCom:memoriaPrograma port map(
64
            dir=>outPila(9 downto 0),
65
66
            inst=>outMemoria
67
68
        sr2Com:mux4bits port map(
69
            entrada=>outMemoria(11 downto 8),
71
            entrada1=>outMemoria(19 downto 16),
            flag=>SR2,
72
            salida=>sr2Out
73
       );
74
        swdCom:mux16bits port map(
76
            entrada=>outMemoria(15 downto 0),
77
            entrada1=>srOut,
79
            flag=>SWD,
            salida=>swdOut
80
       );
81
82
        sdmpCom:mux16bits port map(
83
            entrada=>outMemoria(15 downto 0),
84
            entrada1=>srOut,
85
86
            flag=>SDMP,
            salida=>sdmpOut
88
89
        extendDirCom:extendDir port map(
90
91
            entrada=>outMemoria(11 downto 0),
            salida=>eDir
92
       );
93
94
95
        extendSigCom:extendSig port map(
96
            entrada=>outMemoria(11 downto 0),
            salida=>eSig
97
98
99
        sextCom:mux16bits port map(
100
            entrada=>eSig,
            entrada1=>eDir,
            flag=>SEXT,
            salida=>sextOut
104
106
        archRegistrosCom:archRegistros port map(
108
            writeData=>swdOut,
            writeReg=>outMemoria(19 downto 16),
109
            readReg1=>outMemoria(15 downto 12),
            readReg2=>sr2Out,
111
            shamt=>outMemoria(7 downto 4),
            WR = > WR,
113
            CLK => CLK,
114
115
            SHE => SHE,
            DIR=>DIR,
116
            clr=>CLR,
            readData1=>outReadData1,
118
119
            readData2=>outReadData2
       );
120
121
```

```
sop1Com:mux16bits port map(
122
            entrada=>outReadData1,
            entrada1=>outPila,
124
            flag=>SOP1,
126
            salida=>sop1Out
        );
127
128
        sop2Com:mux16bits port map(
            entrada=>outReadData2,
130
            entrada1=>sextOut,
131
            flag=>SOP2,
133
            salida=>sop2Out
134
135
        aluNCom:aluN port map(
136
            a=>sop1Out,
138
            b=>sop2Out,
            aluop=>microinstruccion(7 downto 4),
139
140
            res=>outALU,
            n=>flagsALU(0),
141
            z=>flagsALU(2),
142
            ov=>flagsALU(3),
143
            co=>flagsALU(1)
144
146
        sdmdCom:mux16bits port map(
147
            entrada=>outALU,
148
            entrada1=>outMemoria(15 downto 0),
149
            flag=>SDMD,
150
            salida=>sdmdOut
        );
153
154
        memoriaDatosCom:memoriaDatos port map(
            add=>sdmdOut,
            dataIn=>outReadData2,
156
            WD = > WD,
157
            CLK => CLK,
158
            dataOut=>outMemDatos
        );
160
161
        srCom:mux16bits port map(
163
            entrada=>outMemDatos,
            entrada1=>outALU,
164
165
            flag=>SR,
            salida=>srOut
        ):
167
168
        unidadControlCom:unidadControl port map(
169
            funCode=>outMemoria(3 downto 0),
            banderas=>flagsALU,
171
            CLK => CLK,
            CLR=>CLR,
            opCode=>outMemoria(24 downto 20),
174
175
            microinstruccion=>microinstruccion
        );
176
        process(outMemoria,outReadData1,outReadData2,outAlu,srOut)
178
        begin
179
            PC <= outPila;
180
            instruccion <= outMemoria;</pre>
181
182
            readData1 <= outReadData1;
183
            readData2 <= outReadData2;</pre>
            aluOut <= outAlu;
184
            busSR <= srOut;
185
186
        end process;
187
        process(CLK)
188
```

```
begin
if falling_edge(CLK) then
CLR<=RCLR;
end if;
end process;

end Behavioral;</pre>
```


## 3. RTL de la arquitectura



### 4. Código del primer programa en Memoria de programa

```
type banco is array (0 to (2**m)-1) of std_logic_vector(n-1 downto 0);
  constant aux:banco:=(
    -- Primer programa proyecto
   LI & RO & x"0001",
                                        -- 0 LI RO, #1
   LI & R1 & x"0007"
                                        -- 1 LI R1, #7
    TYPER & R1 & R1 & R0 & SU & ADD ,
                                        -- 2 ADD R1,R1,R0
    SWI & R1 & x"0005",
                                        -- 3 SWI R1,#5
                                        -- 4 B 2
    B& SU & x"0002",
    others=>(others=>'0')
9
10 );
```

### 5. Simulación imagenes




## 6. Tabla del programa 1

T11	0004	1300002	0001	0001	0001	0000
T10	0003	0310005	0001	000a	0000	6000
L6	0005	0011000	6000	0001	000a	000a
8L	0004	1300002	0001	0001	0001	0000
$_{ m LL}$	0003	0310005	0001	6000	1000	8000
9L	0005	0011000	8000	0001	6000	6000
T2	0004	1300002	0001	0001	0001	0000
T4	0003	0310005	0001	8000	0000	0000
T3	0005	0011000	2000	0001	8000	8000
T2	0001	0110007	0001	0001	0001	0000
T1	0000	0100001	0000	0000	0000	0000
Bus	PC	Instrucción	Read Data 1	Read Data 2	Res ALU	Bus SR

### 7. Código del segundo programa en Memoria de programa

```
1 type banco is array (0 to (2**m)-1) of std_logic_vector(n-1 downto 0);
3 constant aux:banco:=(
      -- Segundo programa proyecto Fibonacci
      LI & RO & x"0000",
                                           -- 0 LI RO, #0
      LI & R1 & x"0001"
                                           -- 1 LI R1, #1
      LI & R2 & x"0000"
                                           -- 2 LI R2, #0
      LI & R3 & x"000F"
                                           -- 3 LI R3, #15
      TYPER & R4 & R0 & R1 & SU & ADD ,
                                         -- 4 ADD R1,R1,R0
9
      SUBI & RO & R1 & x"000" ,
                                           -- 5 SUBI RO,R1,#0
10
                                           -- 6 SUBI R1,R4,#0
      SUBI & R1 & R4 & x"000",
11
      ADDI & R2 & R2 & x"001" ,
12
                                           -- 7 ADDI R2,R2,#1
      BLTI & R2 & R3 & x"FFC" ,
                                           -- 8 BLTI R3,R2,-4
      NOP & SU & SU & SU & SU & SU ,
                                           -- 9 NOP
14
      B & SU & x"0009"
                                           --10 B 9
16
      others => (others => '0')
17);
```

### 8. Simulación imagenes



# 9. Tabla del programa 2

	)5	000	)1	)1	)1	)1
	0002	0601	000	000	00	0001
T10				0001		0005
6L	8000	0f23ffc	0001	000F&0000	FFF2&0004	0000&0004
T8	2000	0522001	0000	1000	1000	0001
$_{ m LL}$	9000	0614000	1000	1000	1000	0001
9L	2000	0601000	1000	0000	1000	0001
T2	0004	0040100	0000	0001	0001	0001
T4	0003	013000f	0000	0000	0000	0000
T3	0005	0120000	0000	0000	0000	0000
T2	0001	0110001	0000	0000	0000	0000
T1	0000	0100000	0000	0000	0000	0000
Bus	PC	Instrucción	Read Data 1	Read Data 2	Res ALU	${ m Bus~SR}$