Reporte de practica 11

González Pardo Adrian

Mayo 2020

1. Código fuente:

1.1. Memoria de programa

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  use IEEE.STD_LOGIC_arith.ALL;
  use IEEE.STD_LOGIC_unsigned.ALL;
  entity memPrograma is
      generic (
          m:integer:= 10; --tamanio del bus de direcciones
          n:integer:= 25--tamanio de palabra
9
      Port(dir:in STD_LOGIC_VECTOR (m-1 downto 0);
11
           inst:out STD_LOGIC_VECTOR (n-1 downto 0));
  end memPrograma;
13
14
architecture Behavioral of memPrograma is
           --C-OPERACION
16
      constant TYPER: std_logic_vector(4 downto 0):="000000";
17
      constant LI: std_logic_vector(4 downto 0):="00001";
18
      constant LWI: std_logic_vector(4 downto 0):="00010";
19
      constant LW: std_logic_vector(4 downto 0):="10111";
      constant SWI: std_logic_vector(4 downto 0):="00011";
21
      constant SW: std_logic_vector(4 downto 0):="00100";
      constant ADDI: std_logic_vector(4 downto 0):="00101";
      constant SUBI: std_logic_vector(4 downto 0):="00110";
24
      constant ANDI: std_logic_vector(4 downto 0):="00111";
25
      constant ORI: std_logic_vector(4 downto 0):="01000";
26
      constant XORI: std_logic_vector(4 downto 0):="01001";
      constant NANDI: std_logic_vector(4 downto 0):="01010";
      constant NORI: std_logic_vector(4 downto 0):="01011";
29
      constant XNORI: std_logic_vector(4 downto 0):="01100";
30
      constant BEQI: std_logic_vector(4 downto 0):="01101";
      constant BNEI: std_logic_vector(4 downto 0):="01110";
32
      constant BLTI: std_logic_vector(4 downto 0):="01111";
33
      constant BLETI: std_logic_vector(4 downto 0):="10000";
34
      constant BGTI: std_logic_vector(4 downto 0):="10001";
      constant BGETI: std_logic_vector(4 downto 0):="10010";
      constant B: std_logic_vector(4 downto 0):="10011";
37
      constant CALL: std_logic_vector(4 downto 0):="10100";
38
      constant RET: std_logic_vector(4 downto 0):="10101";
      constant NOP: std_logic_vector(4 downto 0):="10110";
40
41
42
      CONSTANT RO: STD_LOGIC_VECTOR(3 DOWNTO 0):="0000";
      CONSTANT R1: STD_LOGIC_VECTOR(3 DOWNTO 0):="0001";
44
      CONSTANT R2: STD_LOGIC_VECTOR(3 DOWNTO 0):="0010";
45
      CONSTANT R3: STD_LOGIC_VECTOR(3 DOWNTO 0):="0011";
46
      CONSTANT R4: STD_LOGIC_VECTOR(3 DOWNTO 0):="0100";
      CONSTANT R5: STD_LOGIC_VECTOR(3 DOWNTO 0):="0101";
```

```
CONSTANT R6: STD_LOGIC_VECTOR(3 DOWNTO 0):="0110";
49
       CONSTANT R7: STD_LOGIC_VECTOR(3 DOWNTO 0):="0111";
50
       CONSTANT R8: STD_LOGIC_VECTOR(3 DOWNTO 0):="1000";
51
       CONSTANT R9: STD_LOGIC_VECTOR(3 DOWNTO 0):="1001";
       CONSTANT R10: STD_LOGIC_VECTOR(3 DOWNTO 0):="1010";
53
       CONSTANT R11: STD_LOGIC_VECTOR(3 DOWNTO 0):="1011";
54
55
       CONSTANT R12: STD_LOGIC_VECTOR(3 DOWNTO 0):="1100";
       CONSTANT R13: STD_LOGIC_VECTOR(3 DOWNTO 0):="1101";
       CONSTANT R14: STD_LOGIC_VECTOR(3 DOWNTO 0):="1110";
57
       CONSTANT R15: STD_LOGIC_VECTOR(3 DOWNTO 0):="1111";
58
59
60
           --S/U
61
       CONSTANT SU: std_logic_vector(3 downto 0):="0000";
           --C-FIN-OPERACION
62
       CONSTANT ADD: STD_LOGIC_VECTOR(3 DOWNTO 0):="0000";
63
       CONSTANT SUB: STD_LOGIC_VECTOR(3 DOWNTO 0):="0001'
64
65
       CONSTANT C_AND: STD_LOGIC_VECTOR(3 DOWNTO 0):="0010";
       CONSTANT C_OR: STD_LOGIC_VECTOR(3 DOWNTO 0):="0011";
66
       CONSTANT C_XOR: STD_LOGIC_VECTOR(3 DOWNTO 0):="0100";
67
       CONSTANT C_NAND: STD_LOGIC_VECTOR(3 DOWNTO 0):="0101";
68
       CONSTANT C_NOR: STD_LOGIC_VECTOR(3 DOWNTO 0):="0110";
       CONSTANT C_XNOR: STD_LOGIC_VECTOR(3 DOWNTO 0):="0111";
70
       CONSTANT C_NOT: STD_LOGIC_VECTOR(3 DOWNTO 0):="1000";
       CONSTANT C_SLL: STD_LOGIC_VECTOR(3 DOWNTO 0):="1001";
72
       CONSTANT C_SRL: STD_LOGIC_VECTOR(3 DOWNTO 0):="1010";
73
74
       type banco is array (0 to (2**m)-1) of std_logic_vector(n-1 downto 0);
75
76
77
       constant aux:banco:=(
           LI & R6 & x"0057",
                                                -- 1 LI R6, #87
78
           LI & R8 & x"005A",
                                                -- 2 LI R8, #90
                                                -- 3 ADD R8, R2, R3
           TYPER & R8 & R2 & R3 & SU & ADD ,
80
                                                -- 4 SUB R1,R2,R3
           TYPER & R1 & R2 & R3 & SU & SUB ,
                                                -- 5 CALL 0x09
           CALL & SU & x"0009",
           LI & R6 & x"0057",
                                                -- 6 LI R6,#87
83
                                                -- 7 LI R8, #90
           LI & R8 & x"005A",
84
           CALL & SU & x"000D",
                                                -- 8 CALL 13
                                                -- 9 ADD R8,R2,R3
           TYPER & R8 & R2 & R3 & SU & ADD ,
86
           TYPER & R1 & R2 & R3 & SU & SUB ,
                                                --10 SUB R1,R2,R3
87
           LI & R6 & x"0057",
                                                --11 LI R6,#87
88
           RET & SU & SU & SU & SU & SU,
                                                --12 RET
                                                --13 SUB R1,R2,R3
           TYPER & R1 & R2 & R3 & SU & SUB ,
90
                                                --14 LI R6,#87
           LI & R6 & x"0057".
91
           RET & SU & SU & SU & SU & SU,
                                                --15 RET
92
           B&SU & x"0012",
                                                --16 B 18
           NOP & SU & SU & SU & SU & SU,
94
                                                --17 NOP
           NOP & SU & SU & SU & SU & SU,
                                                --18 NOP
95
96
           B & SU & x"0011",
                                                --19 B 17
97
           others=>(others=>'0')
98
       );
99
       inst <= aux(conv_integer(dir));</pre>
100
101 end Behavioral;
```

1.2. Stack

```
Port(PCin:in STD_LOGIC_VECTOR(N-1 downto 0);
            DW, UP, WPC, CLK, CLR: in STD_LOGIC;
            PCout:out STD_LOGIC_VECTOR(N-1 downto 0);
            SP_out:out STD_LOGIC_VECTOR(B-1 downto 0));
15 end pila;
16
17
  architecture Behavioral of pila is
       type banco is array (0 to 7) of std_logic_vector(N-1 downto 0);
18
       signal pila: banco;
19
20
  begin
       process(CLK,CLR,pila)
21
22
           variable sp: integer range 0 to 7;
23
           if (CLR = '1') then
24
25
               sp := 0;
               pila <= (others =>(others => '0'));
           elsif(CLK'event and clk = '1') then
                if(WPC = '0' and UP = '0' and DW = '0') then
                    pila(sp) <= pila(sp)+1;</pre>
                elsif(WPC = '1' AND UP = '0' AND DW = '0') then
30
                    pila(sp) <= PCin;</pre>
                elsif(WPC = '1' and UP = '1' and DW = '0')then
32
                    sp := sp + 1;
33
                    pila(sp) <= PCin;</pre>
34
                elsif(WPC = '0' and UP = '0' and DW = '1') then
35
36
                    sp:=sp-1;
                    pila(sp)<=pila(sp)-1;</pre>
37
38
               end if;
39
           end if;
           SP_out <= conv_std_logic_vector(sp,3);</pre>
40
           PCout <= pila(sp);</pre>
41
42
       end process;
43 end Behavioral;
```

1.3. Unión para la arquitectura

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_UNSIGNED.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
6
  entity pilapc is
      generic (
           N:integer:=16;
8
          B:integer:=3;
          m:integer:= 10; --tamanio del bus de direcciones
           s:integer:= 25--tamanio de palabra
      Port(PCin:in STD_LOGIC_VECTOR(N-1 downto 0);
           DW, UP, WPC, CLK, CLR: in STD_LOGIC;
14
           PCout_h:out STD_LOGIC_VECTOR(s-1 downto 0);
15
16
            PCout: out STD_LOGIC_VECTOR(N-1 downto 0);
17
            SP_out:out STD_LOGIC_VECTOR(B-1 downto 0));
  end pilapc;
18
19
20 architecture Behavioral of pilapc is
      component memPrograma is
           Port(dir:in STD_LOGIC_VECTOR (m-1 downto 0);
22
                inst:out STD_LOGIC_VECTOR (s-1 downto 0));
23
      end component;
24
      component pila is
25
           Port(PCin:in STD_LOGIC_VECTOR(N-1 downto 0);
26
                DW, UP, WPC, CLK, CLR: in STD_LOGIC;
                PCout:out STD_LOGIC_VECTOR(N-1 downto 0);
28
                SP_out:out STD_LOGIC_VECTOR(B-1 downto 0));
      end component;
```

```
signal SPCout: STD_LOGIC_VECTOR(N-1 downto 0);
32 begin
       stack:pila port map(
33
            PCin=>PCin,
34
            DW = > DW,
35
            UP=>UP
36
            WPC=>WPC,
37
            CLK => CLK,
            CLR => CLR,
39
            SP_out=>SP_out,
40
            PCout => SPCout
41
42
       );
43
       memoria:memPrograma port map(
            dir=>SPCout(m-1 downto 0),
44
            inst=>PCout_h
45
46
47
       process (SPCout)
48
       begin
            PCout <= SPCout;</pre>
49
       end process;
51 end Behavioral;
```

2. Test-Bench:

```
1 LIBRARY ieee;
2 LIBRARY STD;
3 USE STD.TEXTIO.ALL;
4 USE ieee.std_logic_TEXTIO.ALL; --PERMITE USAR STD_LOGIC
5 USE ieee.std_logic_1164.ALL;
6 USE ieee.std_logic_UNSIGNED.ALL;
7 USE ieee.std_logic_ARITH.ALL;
9 entity pila_TB is
      generic(
10
11
          N:integer:=16;
           B:integer:=3;
           s:integer:= 25
13
14
end pila_TB;
16
  architecture Behavioral of pila_TB is
17
      component pilapc
18
       Port(PCin:in STD_LOGIC_VECTOR(N-1 downto 0);
19
            DW, UP, WPC, CLK, CLR: in STD_LOGIC;
20
            PCout_h:out STD_LOGIC_VECTOR(s-1 downto 0);
21
            PCout:out STD_LOGIC_VECTOR(N-1 downto 0);
22
            SP_out:out STD_LOGIC_VECTOR(B-1 downto 0));
      end component;
24
      signal PCin:STD_LOGIC_VECTOR(N-1 downto 0);
25
       signal DW, UP, WPC, CLK, CLR: STD_LOGIC;
26
       signal PCout_h:STD_LOGIC_VECTOR(s-1 downto 0);
27
       signal PCout:STD_LOGIC_VECTOR(N-1 downto 0);
28
      signal SP_out:STD_LOGIC_VECTOR(B-1 downto 0);
29
      constant CLK_P:time:=10ns;
30
31 begin
      pilaH:pilapc port map(
32
           PCin=>PCin,
33
           DW = > DW,
34
35
           UP=>UP,
36
           WPC=>WPC,
           CLK => CLK,
37
           CLR => CLR,
38
39
           PCout_h=>PCout_h,
           PCout => PCout,
40
           SP_out=>SP_out
41
```

```
);
42
43
       CLK_Process:process
44
45
       begin
           CLK <= '0';
46
           wait for CLK_P/2;
47
           CLK <= '1';
48
           wait for CLK_P/2;
50
       end process;
51
       tbPila:process
52
           file ARCH_ENT:TEXT;
54
           variable LINEA_ENT:line;
           variable VAR_PCin:STD_LOGIC_VECTOR (15 downto 0);
55
           variable VAR_DW:STD_LOGIC;
56
           variable VAR_UP:STD_LOGIC;
           variable VAR_WPC:STD_LOGIC;
           variable VAR_CLR:STD_LOGIC;
59
           VARIABLE CADENA: STRING (1 TO 8);
60
61
           file ARCH_SAL:TEXT;
           variable LINEA_SAL:line;
63
           variable VAR_PCout:STD_LOGIC_VECTOR(15 downto 0);
64
           variable VAR_Ins:STD_LOGIC_VECTOR(24 downto 0);
65
           variable VAR_SPout:STD_LOGIC_VECTOR(2 downto 0);
66
           variable VAR_OP:STD_LOGIC_VECTOR(4 downto 0);
67
           variable VAR_Rd:STD_LOGIC_VECTOR(3 downto 0);
68
           variable VAR_Rt:STD_LOGIC_VECTOR(3 downto 0);
69
70
           variable VAR_Rs:STD_LOGIC_VECTOR(3 downto 0);
           variable VAR_Shamt:STD_LOGIC_VECTOR(3 downto 0);
71
           variable VAR_FuncCode:STD_LOGIC_VECTOR(3 downto 0);
73
       begin
           file_open(ARCH_ENT, "/run/media/d3vcr4ck/externData/materias-Sem20_2/
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/pilaHardware_2/in
       .txt", READ_MODE);
           file_open(ARCH_SAL, "/run/media/d3vcr4ck/externData/materias-Sem20_2/
75
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/pilaHardware_2/
       out.txt", WRITE_MODE);
           CADENA: = "
                       SP
76
           write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1);
77
           CADENA:="
                       PC
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
79
           CADENA:=" OPC
80
           write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1);
81
           CADENA:="
                       Rd
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
83
           CADENA: = " Rt
84
           write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1);
85
86
           CADENA:=" Rs
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
87
           CADENA:=" Shamt ";
88
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
89
           CADENA:="
                       FC
           write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
91
           writeline(ARCH_SAL,LINEA_SAL);
92
           for i in 0 to 31 loop
93
               readline(ARCH_ENT,LINEA_ENT);
94
               read(LINEA_ENT, VAR_UP);
95
96
               UP <= VAR_UP;
               read(LINEA_ENT, VAR_DW);
97
98
               DW <= VAR_DW;
               read(LINEA_ENT, VAR_WPC);
99
               WPC <= VAR_WPC;
100
               Hread(LINEA_ENT, VAR_PCin);
               PCin <= VAR_PCin;
               read(LINEA_ENT, VAR_CLR);
               CLR <= VAR_CLR;
104
```

```
wait until rising_edge(CLK);
106
                VAR_PCout:=PCout;
107
                VAR_SPout:=SP_out;
                VAR_Ins:=PCout_h;
                VAR_OP:=VAR_Ins(24 downto 20);
                VAR_Rd:=VAR_Ins(19 downto 16);
                VAR_Rt:=VAR_Ins(15 downto 12);
                VAR_Rs:=VAR_Ins(11 downto 8);
113
                VAR_Shamt:=VAR_Ins(7 downto 4);
114
                VAR_FuncCode:=VAR_Ins(3 downto 0);
115
116
                HWRITE(LINEA_SAL, VAR_SPout, right, 6);
                HWRITE(LINEA_SAL, VAR_PCout, right, 10);
                WRITE(LINEA_SAL, VAR_OP, right, 10);
118
                WRITE(LINEA_SAL, VAR_Rd, right, 8);
119
                WRITE(LINEA_SAL, VAR_Rt, right, 10);
                WRITE(LINEA_SAL, VAR_Rs, right, 8);
                WRITE(LINEA_SAL, VAR_Shamt, right, 10);
122
                WRITE(LINEA_SAL, VAR_FuncCode, right, 8);
123
                writeline(ARCH_SAL,LINEA_SAL);
124
           end loop;
           wait for 100 ns;
126
           file_close(ARCH_ENT);
           file_close(ARCH_SAL);
129
            wait;
       end process;
130
131 end Behavioral;
```

3. Archivos de entrada y salida

3.1. Entrada

```
1 0 0 0 0000 1
2 0 0 0 0000 0
3 0 0 1 0001 0
4 0 0 1 0002 0
5 0 0 1 0003 0
6 0 0 1 0004 0
7 0 0 1 0005 0
8 1 0 1 0008 0
9 0 0 1 0009 0
10 0 0 1 000A 0
11 0 0 1 000B 0
12 0 1 0 0000 0
13 0 0 1 0005 0
14 0 0 1 0006 0
15 0 0 1 0007 0
16 0 0 1 0008 0
17 1 0 1 000C 0
18 0 0 1 000D 0
19 0 1 0 0000 0
20 0 0 1 0008 0
21 0 0 1 0009 0
22 0 0 1 000A 0
23 0 0 1 000B 0
24 0 0 1 000C 0
25 0 0 1 000D 0
26 0 0 1 000E 0
27 0 0 1 000F 0
28 0 0 1 0011 0
29 0 0 1 0012 0
30 0 0 1 0010 0
31 0 0 1 0011 0
32 0 0 1 0012 0
33 UP DW WPC PCin CLR
```

3.2. Salida

1	SP	PC	OPC	Rd	Rt	Rs	Shamt	FC
2	0	0000	00001	0110	0000	0000	0101	0111
3	0	0000	00001	0110	0000	0000	0101	0111
4	0	0001	00001	1000	0000	0000	0101	1010
5	0	0001	00001	1000	0000	0000	0101	1010
6	0	0001	00001	1000	0010	0011	0000	0000
	0	0002	00000	0001	0010	0011	0000	0001
7	0	0003	10100	0001	0000	0000	0000	1001
9	0	0004	00001	0110	0000	0000	0101	0111
	1	0008	00001	1000	0010	0011	0000	0000
10	1	0008	00000	0001	0010	0011	0000	0000
11		000 <i>9</i>	00000	0110	0000	0000	0101	0111
12	1	000 A	10101	0000	0000	0000	0000	0000
13	1 0	0004	10101	0000	0000	0000	0000	1001
14	0	0004	00001	0110	0000	0000	0101	0111
15		0005	00001	1000	0000	0000	0101	1010
16	0	0006	10100	0000	0000	0000	0000	1101
17	0	0007	00000	1000	0000	0011	0000	0000
18	0	0008	00000	0001	0010	0011	0000	0000
19	1						0101	
20	1	000D	00001	0110	0000	0000		0111
21	0	0007	10100 00000	0000 1000	0000 0010	0000 0011	0000 0000	1101 0000
22	0	0008 0009	00000	0001	0010	0011	0000	0000
23	0							
24	0	000A	00001	0110	0000	0000	0101	0111
25	0	000B	10101	0000	0000	0000	0000	0000
26	0	000C	00000	0001	0010	0011	0000	0001
27	0	000D	00001	0110	0000	0000	0101	0111
28	0	000E	10101	0000	0000	0000	0000	0000
29	0	000F	10011	0000	0000	0000	0001	0010
30	0	0011	10110	0000	0000	0000	0000	0000
31	0	0012	10011	0000	0000	0000	0001	0001
32	0	0010	10110	0000	0000	0000	0000	0000
33	0	0011	10110	0000	0000	0000	0000	0000

4. Diagrama RTL

