## Reporte de practica 12

#### González Pardo Adrian

Mayo 2020

## 1. Código fuente:

## 1.1. Unidad de Control

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity unidadControl is
       port( clk,clr,ini,z,a0:in std_logic;
             la,lb,ea,eb,ec:out std_logic
8 end unidadControl;
architecture Behavioral of unidadControl is
      type estados is (e0,e1,e2);
11
       signal edoA, edoS: estados;
12
13 begin
14
       process(clk,clr)
15
       begin
           if(clr='1') then
16
                edoA \le e0;
17
           elsif rising_edge(clk) then
18
                edoA <= edoS;
19
           end if:
20
       end process;
21
       process(edoA,ini,z,a0)
22
23
       begin
           la<='0';
24
           ea<='0';
25
           lb<='0';
26
           eb<='0';
27
           ec<='0';
28
           case edoA is
29
                when e0 =>
30
                    lb <= '1';
31
                    if(ini='0') then
32
                        la<='1';
33
                         edoS<=e0;
34
                         edoS<=e1;
36
                    end if;
37
                when e1 =>
38
                    ea <= '1';
                    if(z=',0') then
40
                         if (a0='0') then
41
                             edoS <= e1;
42
                             eb <= '1';
44
                             edoS <= e1;
45
                        end if;
46
                        edoS<=e2;
```

```
end if;
49
                when e2=>
50
                     ec <='1';
51
                     if(ini='0') then
                         edoS<=e0;
53
                     else
54
55
                          edoS<=e2;
                     end if;
56
57
            end case;
       end process;
58
59 end Behavioral;
```

### 1.2. Registro

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  entity registro is
4
      port( la,ea,clk,clr:in std_logic;
             d: in std_logic_vector(8 downto 0);
6
             z,a0:out std_logic;
             qa:out std_logic_vector(8 downto 0)
      );
10
  end registro;
11
12 architecture Behavioral of registro is
      signal a:std_logic_vector(8 downto 0);
14 begin
      process(clk,clr,a)
15
16
      begin
          if(clr='1') then
17
               a<=(others =>'0');
18
           elsif rising_edge(clk) then
19
               if(la='1' and ea='0') then
20
21
                   a \le d;
22
               end if;
               if(la='0' and ea='1') then
                   a <= to_stdlogicvector(to_bitvector(a) srl 1);
24
25
           end if;
26
           qa<=a;
          a0 \le a(0);
28
          z<=not(a(0) or a(1) or a(2) or a(3) or a(4) or a(5) or a(6) or a(7) or a(8));
30
      end process;
31
32 end Behavioral;
```

#### 1.3. Contador

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 entity contador is
     port( lb,eb,clr,clk:in std_logic;
            qb:out std_logic_vector(3 downto 0));
9 end contador;
10
architecture Behavioral of contador is
      signal b:std_logic_vector(3 downto 0);
12
13
14
      process(clk,clr)
      begin
          if(clr='1') then
16
              b <= (others => '0');
17
          elsif rising_edge(clk) then
```

```
if(lb='1' and eb='0') then
19
                     b<=(others=>'0');
20
21
                if(lb='0' and eb='1') then
                     b \le b + 1;
23
                end if;
24
25
            end if;
            qb \le b;
27
       end process;
28 end Behavioral;
```

#### 1.4. Decodificador

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  entity decodificador is
4
      port( qb:in std_logic_vector(3 downto 0);
             di:out std_logic_vector(6 downto 0));
  end decodificador;
8
9
  architecture Behavioral of decodificador is
      -- Constantes para 7 segmentos de anodo comun
      constant n0:std_logic_vector(6 downto 0):="0000001";
11
      constant n1:std_logic_vector(6 downto 0):="1001111";
      constant n2:std_logic_vector(6 downto 0):="0010010";
      constant n3:std_logic_vector(6 downto 0):="0000110";
      constant n4:std_logic_vector(6 downto 0):="1001100";
15
      constant n5:std_logic_vector(6 downto 0):="0100100";
16
      constant n6:std_logic_vector(6 downto 0):="01000000";
17
      constant n7:std_logic_vector(6 downto 0):="0001111";
18
      constant n8:std_logic_vector(6 downto 0):="00000000";
19
      constant n9:std_logic_vector(6 downto 0):="0000100";
20
21
      constant nx:std_logic_vector(6 downto 0):="11111110";
22 begin
23
      with qb select
          di <= n0 when "0000",
24
              n1 when "0001",
25
              n2 when "0010"
26
              n3 when "0011",
27
             n4 when "0100",
28
             n5 when "0101",
29
             n6 when "0110",
             n7 when "0111",
31
             n8 when "1000",
32
              n9 when "1001",
33
              nx when others;
34
35
36
37
38 end Behavioral;
```

#### 1.5. Mux

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity muxD is
    port( di: in std_logic_vector(6 downto 0);
        ec: in std_logic;
        disp:out std_logic_vector(6 downto 0));

end muxD;

architecture Behavioral of muxD is
    constant nx:std_logic_vector(6 downto 0):="11111110";
begin
    with ec select disp <=nx when '0', di when others;</pre>
```

```
14
15 end Behavioral;
```

### 1.6. Arquitectura completa

```
1 library IEEE;
2 library WORK;
3 use IEEE.STD_LOGIC_1164.ALL;
use WORK.paqueteEntidades.ALL;
6 entity cartaASM is
      port( ini,clr,clk:in std_logic;
             d:in std_logic_vector(8 downto 0);
8
             disp:out std_logic_vector(6 downto 0);
             qa:out std_logic_vector(8 downto 0));
  end cartaASM;
11
12
13 architecture Behavioral of cartaASM is
      signal la,ea,a0,z,lb,eb,ec:std_logic;
14
       signal qb:std_logic_vector(3 downto 0);
15
       signal di:std_logic_vector(6 downto 0);
16
17
  begin
       elementoUnidadControl:unidadControl port map(
           clk=>clk,
19
           clr=>clr,
20
           ini=>ini,
21
22
           a0 => a0,
           z=>z,
23
           la=>la.
24
           ea=>ea,
25
26
           eb=>eb,
           1b=>1b.
27
           ec=>ec
28
29
       elementoRegistro:registro port map(
30
           clk=>clk,
31
           clr=>clr,
32
           la=>la,
33
34
           ea=>ea,
35
           d=>d,
           z=>z,
36
37
           a0 = > a0,
           qa=>qa
39
       );
40
       elementoContador:contador port map(
41
           lb=>lb,
42
           eb=>eb,
43
           clr=>clr,
44
           clk=>clk,
45
           qb=>qb
46
       );
47
48
       elementoDecodificador:decodificador port map(
49
           qb=>qb,
50
           di=>di
51
52
53
54
       elementoMux:muxD port map(
55
           di=>di,
           ec=>ec,
56
           disp=>disp
57
60 end Behavioral;
```

## 2. Codigo de empaquetado

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  package paqueteEntidades is
      component muxD is
      port( di: in std_logic_vector(6 downto 0);
6
             ec: in std_logic;
             disp:out std_logic_vector(6 downto 0));
      end component;
9
10
      component unidadControl is
11
      port( clk,clr,ini,z,a0:in std_logic;
             la,lb,ea,eb,ec:out std_logic
13
      );
14
      end component;
15
16
       component decodificador is
17
       port( qb:in std_logic_vector(3 downto 0);
18
             di:out std_logic_vector(6 downto 0));
19
      end component;
21
      component contador is
22
      port( lb,eb,clr,clk:in std_logic;
23
             qb:out std_logic_vector(3 downto 0));
24
25
      end component;
26
      component registro is
27
      port( la,ea,clk,clr:in std_logic;
28
29
             d: in std_logic_vector(8 downto 0);
             z,a0:out std_logic;
30
             qa:out std_logic_vector(8 downto 0)
31
32
      );
33
       end component;
34 end package;
```

## 3. Test-Bench:


## 3.1. Unidad de Control

#### 3.1.1. Codigo

```
1 library IEEE;
2 library work;
3 use IEEE.STD_LOGIC_1164.ALL;
use work.paqueteentidades.unidadControl;
5 entity unidadControl_TB is
6 end unidadControl_TB;
8 architecture Behavioral of unidadControl_TB is
      signal clk,clr,ini,z,a0:std_logic:='0';
10
      signal la,lb,ea,eb,ec:std_logic:='0';
      constant clk_period: time :=10ns;
11
12 begin
13
      uc:unidadControl port map(
          clk=>clk,
14
15
          clr=>clr,
          ini=>ini,
16
          z=>z,
17
          a0 = > a0
18
19
          la=>la,
          lb=>lb,
20
          ea=>ea,
21
          eb=>eb,
          ec=>ec
```

```
24
       clkProcess:process
25
26
       begin
           clk <= '0';
27
            wait for clk_period/2;
28
           clk <= '1';
29
            wait for clk_period/2;
30
31
       end process;
32
       ucTB:process
33
       begin
34
35
           clr <= '1';
           wait for clk_period;
36
           clr <= '0';
37
           wait for clk_period;
38
            --Aqui se habilita la
39
           wait for clk_period;
40
           ini <= '1';
41
            --Pasa a e1
42
           wait for clk_period;
43
44
           z<='0';
            --Sigue en e1 y eb esta en 0
45
           wait for clk_period;
46
            a0<='0';
47
48
            --Sigue en e1 y eb pasa a 1
           wait for clk_period;
49
           z<='1';
50
            --Pasa a e2
51
           wait for clk_period;
52
            --Sigue en e2 porque ini esta en 1
53
           wait for clk_period;
ini <= '0';</pre>
54
55
           z<='0';
56
           a0<='0';
57
            --Pasa a e0
58
            wait for clk_period;
59
           ini <= '1';
60
61
            --pasa a e1
            wait for clk_period;
62
            clr <= '1';
63
64
            wait;
65
       end process;
66
67 end Behavioral;
```

#### 3.1.2. Imagenes




## 3.2. Registro

#### **3.2.1.** Codigo

```
library IEEE;
library work;
use IEEE.STD_LOGIC_1164.ALL;
use work.paqueteentidades.registro;
```

```
5 entity registro_TB is
6 end registro_TB;
  architecture Behavioral of registro_TB is
      signal la,ea,clk,clr:std_logic:='0';
9
       signal d:std_logic_vector(8 downto 0):="0000000000";
10
       signal z,a0:std_logic:='0';
11
12
       signal qa:std_logic_vector(8 downto 0):="0000000000";
       constant clk_period:time:=10ns;
13
14 begin
       reg:registro port map(
15
16
           la=>la,
17
           ea=>ea,
           clk=>clk,
18
           clr=>clr,
19
20
           d=>d,
21
           z=>z,
           a0 = > a0,
22
23
           qa=>qa
24
25
       clkP:process
       begin
26
           clk <= '1';
27
           wait for clk_period/2;
28
           clk <= '0';
29
           wait for clk_period/2;
30
       end process;
31
32
       regTB:process
33
34
       begin
           la<='1';
35
36
           d<="110010100";
           wait for clk_period;
37
           d<="110011101";
38
           la<='0';
39
           wait for clk_period;
40
41
           ea<='1';
42
           wait for clk_period*3;
           clr <= '1';
43
           wait for clk_period;
44
45
           wait;
46
       end process;
47
48 end Behavioral;
```

#### 3.2.2. Imagenes



#### 3.3. Contador

#### 3.3.1. Codigo

```
library IEEE;
library work;
use IEEE.STD_LOGIC_1164.ALL;
use work.paqueteentidades.contador;
```

```
6 entity contador_TB is
7 end contador_TB;
9 architecture Behavioral of contador_TB is
      signal lb,eb,clr,clk:std_logic:='0';
10
       signal qb:std_logic_vector(3 downto 0):="0000";
11
       constant clk_period:time:=10ns;
12
13 begin
14
       cont:contador port map(
           lb=>lb,
15
           eb=>eb,
16
17
           clr=>clr,
18
           clk=>clk,
           qb=>qb
19
       );
20
21
       clkP:process
22
       begin
           clk <= '1';
23
           wait for clk_period/2;
24
           clk <= '0';
25
           wait for clk_period/2;
26
       end process;
27
       tb:process
28
       begin
29
30
           clr <= '1';
           wait for clk_period;
31
           clr <= '0';
32
           eb<='1';
33
           wait for clk_period*2;
34
           eb<='0';
35
           lb<='1';
36
37
           wait for clk_period*2;
           lb<='0';
38
           eb <= '1';
39
           wait for clk_period*3;
40
           clr <= '1';
41
42
           wait;
43
       end process;
44
45 end Behavioral;
```

#### 3.3.2. Imagenes



#### 3.4. Decodificador

#### 3.4.1. Codigo


```
library IEEE;
library work;
use IEEE.STD_LOGIC_1164.ALL;
use work.paqueteEntidades.decodificador;

entity decodificador_TB is
end decodificador_TB;

architecture Behavioral of decodificador_TB is
signal qb:std_logic_vector(3 downto 0);
signal di:std_logic_vector(6 downto 0);
begin
```

```
deco:decodificador port map(
13
            qb=>qb,
14
            di=>di
15
       decoTB:process
17
       begin
18
            qb <= " 0000 ";
19
20
            wait for 1ns;
            qb <= " 0010 ";
21
            wait for 1ns;
22
            qb <= "1100";
23
24
            wait for 1ns;
            qb<="0001";
25
            wait;
26
       end process;
27
28 end Behavioral;
```

#### 3.4.2. Imagenes



#### 3.5. Mux

#### 3.5.1. Codigo

```
1 library IEEE;
2 library work;
3 use IEEE.STD_LOGIC_1164.ALL;
use work.paqueteentidades.muxD;
6 entity muxD_TB is
7 end muxD_TB;
  architecture Behavioral of muxD_TB is
9
       signal di:std_logic_vector(6 downto 0):="00000000";
10
       signal ec:std_logic:='0';
11
       signal disp:std_logic_vector(6 downto 0):="00000000";
12
13 begin
14
       mux:muxD port map(
           di=>di,
15
           ec=>ec,
16
           disp=>disp
17
       );
18
       muxTB:process
19
       begin
20
           ec<='0';
21
           wait for 1ns;
22
           ec<='1';
23
           di <= "0110000";
24
           wait for 1ns;
25
           di<="1101101";
26
           wait for 1ns;
           ec<='0';
28
           wait;
29
30
31
       end process;
32
33 end Behavioral;
```

#### 3.5.2. Imagenes

Name	Value	0.000 ns	1.000 ns	2.000 ns	3.000 ns	4.000 ns	5.000 ns
> 😽 di[6:0]	6d	60	30	X	6d		
la ec	0						
> W disp[6:0]	7e	7e	30	6d	<u> </u>		7e


### 3.6. Arquitectura completa


#### 3.6.1. Codigo

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity cartaASM_TB is
5 end cartaASM_TB;
7 architecture Behavioral of cartaASM_TB is
      component cartaASM is
           port( ini,clr,clk:in std_logic;
9
                  d:in std_logic_vector(8 downto 0);
10
                  disp:out std_logic_vector(6 downto 0);
11
                  qa:out std_logic_vector(8 downto 0));
12
13
       end component;
      signal ini,clr,clk:std_logic:='0';
14
      signal d:std_logic_vector(8 downto 0):="000000000";
15
       signal disp:std_logic_vector(6 downto 0):="00000000";
16
       signal qa:std_logic_vector(8 downto 0):="0000000000";
17
       constant clk_period: time :=10ns;
18
19 begin
       asm:cartaASM port map(
21
          ini=>ini,
           clr=>clr,
22
           clk=>clk,
23
           d=>d,
24
           disp=>disp,
25
           qa=>qa
26
27
28
       clkProcess:process
29
30
       begin
           clk <= '0';
31
32
           wait for clk_period/2;
           clk <= '1';
33
           wait for clk_period/2;
34
       end process;
35
36
37
       tb:process
38
       begin
39
           clr <= '1';
40
41
           wait for clk_period;
42
           clr <= '0';
43
           d<="101101011";
44
45
           wait for clk_period;
           ini <= '1';
46
           d<="00000000";
47
           wait for clk_period*11;
48
           ini <= '0';
49
           clr <= '1';
50
           --b
51
52
           wait for clk_period*2;
53
           clr <= '0';
           d<="000011101";
54
          wait for clk_period;
55
```

```
ini <= '1';
56
            d<="00000000";
57
            wait for clk_period*11;
58
            ini <= '0';
            clr <= '1';
60
             --c
61
            wait for clk_period*2;
62
63
            clr <= '0';
            d<="000010000";
64
            wait for clk_period;
65
            ini <= '1';
66
            d<="000000000";</pre>
67
68
            wait for clk_period*11;
            ini <= '0';
69
            clr <= '1';
70
71
            --d
            wait for clk_period*2;
            clr <= '0';
            d<="100001000";
74
            wait for clk_period;
75
            ini <= '1';
            d <= "000000000";</pre>
77
            wait for clk_period*11;
78
            ini <= '0';
79
            clr <= '1';
80
             --е
81
            wait for clk_period*2;
82
            clr <= '0';
83
            d <= "000000000";</pre>
84
            wait for clk_period;
85
            ini <= '1';
86
87
            d \le "000000000";
            wait for clk_period*11;
            ini <= '0';
89
            clr <= '1';
90
            wait;
91
92
        end process;
93
94 end Behavioral;
```


### 3.6.2. Imagenes






# 4. Diagrama RTL


# 4.1. Unidad de Control




# 4.2. Registro




## 4.3. Contador



## 4.4. Decodificador



## 4.5. Mux



# 4.6. Arquitectura Completa

