Reporte de practica 6

González Pardo Adrian

Marzo 2020

1. Código VHDL

1.1. Mux de 16 canales

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity muxGral is
      Port (chanel_0:in std_logic_vector(15 downto 0);
           chanel_1:in std_logic_vector(15 downto 0);
           chanel_2:in std_logic_vector(15 downto 0);
           chanel_3:in std_logic_vector(15 downto 0);
           chanel_4:in std_logic_vector(15 downto 0);
           chanel_5:in std_logic_vector(15 downto 0);
11
           chanel_6:in std_logic_vector(15 downto 0);
          chanel_7:in std_logic_vector(15 downto 0);
          chanel_8:in std_logic_vector(15 downto 0);
13
14
          chanel_9:in std_logic_vector(15 downto 0);
           chanel_10:in std_logic_vector(15 downto 0);
           chanel_11:in std_logic_vector(15 downto 0);
16
           chanel_12:in std_logic_vector(15 downto 0);
17
           chanel_13:in std_logic_vector(15 downto 0);
           chanel_14:in std_logic_vector(15 downto 0);
19
           chanel_15:in std_logic_vector(15 downto 0);
20
           selectMux: in STD_LOGIC_VECTOR (3 downto 0);
21
      outMux :out std_logic_vector(15 downto 0) );
22
23 end muxGral;
24
25 architecture Behavioral of muxGral is
26 begin
27
      process(selectMux)
28
          begin
               case selectMux is
29
                       when "0000"
                                     =>outMux <= chanel_0;
30
                       when "0001"
                                     =>outMux <= chanel_1;
                       when "0010"
                                     =>outMux <= chanel_2;
32
                       when "0011"
                                     =>outMux <= chanel_3;
33
                        when "0100"
                                     =>outMux <= chanel_4;
34
                       when "0101"
                                     =>outMux <= chanel_5;
                       when "0110"
                                    =>outMux <= chanel_6;
                       when "0111"
                                     =>outMux <= chanel_7;
                       when "1000"
                                     =>outMux <= chanel_8;
38
                       when "1001"
                                     =>outMux <= chanel_9;
                       when "1010"
                                     =>outMux <= chanel_10;
40
                       when "1011"
                                     =>outMux <= chanel_11;
41
                        when "1100"
                                     =>outMux <= chanel_12;
42
                        when "1101"
                                     =>outMux <= chanel_13;
                       when "1110" =>outMux <= chanel_14;</pre>
44
                       when others => outMux <= chanel_15;</pre>
45
                   end case;
46
      end process;
48 end Behavioral;
```

1.2. Mux de 2 canales

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 entity mux2 is
      Port(p,s: in STD_LOGIC_VECTOR (15 downto 0);
           sel : in STD_LOGIC;
            sout : out STD_LOGIC_VECTOR (15 downto 0));
7 end mux2;
9 architecture Behavioral of mux2 is
10 begin
11
      process(sel)
          begin
12
          if (sel = '0')then
13
14
              sout <= p;
15
               sout <= s;
16
           end if;
17
      end process;
19 end Behavioral;
```

1.3. Demux de 16 canales

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
3 entity demuxG is
       Port(output:out std_logic_vector(15 downto 0);
           input:in std_logic;
           selector:in std_logic_vector(3 downto 0));
7 end demuxG;
  architecture Behavioral of demuxG is
10
11 begin
       process(selector,input)
12
          begin
               if(input = '1')then
14
                    case selector is
                        when "0000" =>output <= "000000000000001";</pre>
16
                        when "0001" =>output <= "0000000000000010";</pre>
17
                        when "0010" =>output <= "0000000000000100";</pre>
18
                        when "0011" =>output <= "000000000001000";</pre>
19
                        when "0100" =>output <= "000000000010000";</pre>
20
                        when "0101" =>output <= "000000000100000";</pre>
                        when "0110"
22
                                      =>output <= "000000001000000";
                        when "0111"
                                      =>output <= "000000010000000";
23
                                       =>output <= "000000100000000";
                        when "1000"
24
25
                        when "1001"
                                      =>output <= "0000001000000000";
                        when "1010"
                                      =>output <= "000001000000000";
26
                        when "1011" =>output <= "000010000000000";</pre>
27
                        when "1100" =>output <= "000100000000000";</pre>
28
                        when "1101" =>output <= "001000000000000";</pre>
                        when "1110" =>output <= "0100000000000000";</pre>
30
                        when others => output <= "1000000000000000";</pre>
31
                    end case:
32
33
                    output <= "0000000000000000";</pre>
34
               end if;
35
       end process;
36
37 end Behavioral;
```

1.4. Registro de 16 bits

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
4 entity registro is
      Port ( d : in STD_LOGIC_VECTOR (15 downto 0);
              q : out STD_LOGIC_VECTOR (15 downto 0);
              clr,clk,l : in STD_LOGIC);
  end registro;
9
10 architecture Behavioral of registro is
11 begin
12
       process(clr,clk,l,d)
13
      begin
           if(clr = '1') then
14
               q<=(others=>'0');
           elsif rising_edge(clk) then
               if(1='1') then
                   q \le d;
18
               end if;
19
           end if;
      end process;
21
22 end Behavioral;
```

1.5. Barrel-Shifter

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity barrel is
      Port (dato : in STD_LOGIC_VECTOR (15 downto 0);
             res : out STD_LOGIC_VECTOR (15 downto 0);
             dir : std_logic;
             s : in STD_LOGIC_VECTOR (3 downto 0));
  end barrel;
10
architecture Behavioral of barrel is
12 begin
      process(dato, s,dir)
14
      variable aux : std_logic_vector(15 downto 0);
      begin
16
           aux := dato;
               if (dir = '0')then
17
                   for i in 0 to 3 loop
18
                       for j in 15 downto 2**i loop
                                                        --el ciclo for para el corrimiento a
      la izquierda
                           if s(i) = '0' then
                                                        --va del mas significativo al menos
      significativo
                               aux(j) := aux(j);
                                                        --para que los bits se vayan
21
      arrastrando y que los ultimos
                                                        --en actualizarse sean los de la
22
      derecha que es en donde se ingrean
                               aux(j) := aux(j-2**i);
                                                        --los Os por el corrimiento, si lo
      recorremos a la inversa, se actualizaria
                           end if;
                                                        --primero el bit menos significativo y
      ese valor se replicaria en todo el vector
25
                       end loop;
                                                        --teniendo como resultado un vector
      lleno de Os
                       for j in 2**i-1 downto 0 loop
                                                        -- inviertan el for y verifiquen lo que
26
       les describi
                           if s(i) = '0' then
                               aux(j) := aux(j);
28
                               aux(j) := '0';
30
                           end if;
31
                       end loop;
32
                   end loop;
33
34
               else
                   for i in 0 to 3 loop
35
                       for j in 2**i to 15 loop
36
                           if s(i) = '0' then
37
```

```
aux(j) := aux(j);
                             else
39
                                  aux(j-2**i) := aux(j);
40
                             end if;
                         end loop;
42
                         for j in 15 downto 16-2**i loop
43
                             if s(i) = '0' then
44
                                  aux(j) := aux(j);
46
                                  aux(j) := '0';
47
                             end if;
48
                         end loop;
50
                    end loop;
                end if:
51
           res <= aux;
       end process;
53
  end Behavioral;
```

1.6. Archivo de registros

```
1 library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  entity archRegistros is
5
      Port(writeData : in STD_LOGIC_VECTOR (15 downto 0);
              writeReg : in STD_LOGIC_VECTOR (3 downto 0);
             readReg1 : in STD_LOGIC_VECTOR (3 downto 0);
              readReg2 : in STD_LOGIC_VECTOR (3 downto 0);
9
              shamt : in STD_LOGIC_VECTOR (3 downto 0);
              WR, CLK : in STD_LOGIC;
12
             SHE,DIR,clr : in STD_LOGIC;
             readData1 : inout STD_LOGIC_VECTOR (15 downto 0);
13
             readData2 : out STD_LOGIC_VECTOR (15 downto 0));
14
  end archRegistros;
16
  architecture Behavioral of archRegistros is
17
18
      component registro
      Port(d : in STD_LOGIC_VECTOR (15 downto 0);
19
            q : out STD_LOGIC_VECTOR (15 downto 0);
20
            clr,clk,l : in STD_LOGIC);
      end component;
22
24
      component barrel
      Port(dato : in STD_LOGIC_VECTOR (15 downto 0);
25
            res : out STD_LOGIC_VECTOR (15 downto 0);
26
27
            dir : std_logic;
            s : in STD_LOGIC_VECTOR (3 downto 0));
28
29
      end component;
30
      component muxGral
31
      Port (chanel_0:in std_logic_vector(15 downto 0);
32
33
             chanel_1:in std_logic_vector(15 downto 0);
             chanel_2:in std_logic_vector(15 downto 0);
34
35
             chanel_3:in std_logic_vector(15 downto 0);
             chanel_4:in std_logic_vector(15 downto 0);
36
             chanel_5:in std_logic_vector(15 downto 0);
37
             chanel_6:in std_logic_vector(15 downto 0);
38
39
             chanel_7:in std_logic_vector(15 downto 0);
             chanel_8:in std_logic_vector(15 downto 0);
40
41
             chanel_9:in std_logic_vector(15 downto 0);
             chanel_10:in std_logic_vector(15 downto 0);
42
             chanel_11:in std_logic_vector(15 downto 0);
43
             chanel_12:in std_logic_vector(15 downto 0);
             chanel_13:in std_logic_vector(15 downto 0);
45
             chanel_14:in std_logic_vector(15 downto 0);
46
            chanel_15:in std_logic_vector(15 downto 0);
```

```
selectMux: in STD_LOGIC_VECTOR (3 downto 0);
48
               outMux :out std_logic_vector(15 downto 0) );
49
        end component;
50
        component demuxG
        Port(output:out std_logic_vector(15 downto 0);
53
54
            input: in std_logic;
55
             selector:in std_logic_vector(3 downto 0));
56
        end component;
57
        component mux2
58
        Port(p,s: in STD_LOGIC_VECTOR (15 downto 0);
60
              sel : in STD_LOGIC;
              sout : out STD_LOGIC_VECTOR (15 downto 0));
61
        end component;
62
64
        signal BS_out :std_logic_vector(15 downto 0); --salida del barrel shifter
        signal WRSHE_out :std_logic_vector(15 downto 0);
65
        signal WR_writeREG:std_logic_vector(15 downto 0);
66
        TYPE banco is array (0 to 15) of std_logic_vector(15 downto 0);
        signal q:banco;
68
69
70 begin
        WR_writeregister: demuxG Port map(
71
            output => WR_writeREG,
72
            input => WR,
73
            selector => writeReg
74
75
76
        Barrel_shifter:barrel Port map(
77
            dato => readData1,
78
            res => BS_out,
79
            dir => DIR,
80
            s => shamt
81
        );
82
83
        entrada_registros: mux2 port map(
84
            sel => SHE,
85
            p => writeData,
86
            s => BS_out,
87
            sout =>WRSHE_out
89
        );
90
91
        ciclo: for i in 0 to 15 generate
            Registros:registro PORT MAP(
92
            d=>WRSHE_out,
93
            q \Rightarrow q(i),
94
            clr =>clr,
95
            clk => CLK,
            L =>WR_writeREG(i)
97
            );
98
        end generate;
99
        muxreadData1:muxGral Port map(
            chanel_0 \Rightarrow q(0),
            chanel_1 => q(1),
            chanel_2 \Rightarrow q(2),
            chanel_3 \Rightarrow q(3),
            chanel_4 \Rightarrow q(4),
106
            chanel_5 \Rightarrow q(5),
108
            chanel_6 \Rightarrow q(6),
            chanel_7 \Rightarrow q(7),
109
            chanel_8 \Rightarrow q(8),
110
            chanel_9 \Rightarrow q(9),
111
            chanel_10 \Rightarrow q(10),
112
            chanel_11 => q(11),
            chanel_12 \Rightarrow q(12),
114
```

```
chanel_13 \Rightarrow q(13),
               chanel_14 \Rightarrow q(14),
116
               chanel_15 \Rightarrow q(15),
117
               selectMux => readReg1,
118
119
              outMux =>readData1
         );
120
121
         muxreadData2:muxGral Port map(
               chanel_0 \Rightarrow q(0),
              chanel_1 => q(1),
123
              chanel_2 \Rightarrow q(2),
124
              chanel_3 \Rightarrow q(3),
125
126
              chanel_4 \Rightarrow q(4),
              chanel_5 \Rightarrow q(5),
              chanel_6 => q(6),
128
              chanel_7 \Rightarrow q(7),
129
              chanel_8 \Rightarrow q(8),
130
              chanel_9 => q(9)
              chanel_10 => q(10),
132
              chanel_11 \Rightarrow q(11),
133
              chanel_12 \Rightarrow q(12),
134
               chanel_13 \Rightarrow q(13),
               chanel_14 \Rightarrow q(14),
136
               chanel_15 \Rightarrow q(15),
               selectMux => readReg2,
138
139
               outMux =>readData2
         );
140
141 end Behavioral;
```

2. Test-Bench VHDL Código

2.1. Test-Bench registro

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity registroTB is
  -- Port ();
5
6 end registroTB;
8 architecture Behavioral of registroTB is
9 component registro
    Port ( d : in STD_LOGIC_VECTOR (15 downto 0);
              q : out STD_LOGIC_VECTOR (15 downto 0);
11
              clr,clk,l : in STD_LOGIC);
12
13 end component;
signal d : STD_LOGIC_VECTOR (15 downto 0);
signal q : STD_LOGIC_VECTOR (15 downto 0);
signal clr,clk,l : STD_LOGIC;
constant periodo : time := 10 ns;
      tb:registro port map(
19
          d \Rightarrow d,
20
          q \Rightarrow q,
21
          clr => clr,
          clk => clk,
23
          1 => 1
24
      );
25
      reloj : process
27
          begin
               clk <= '0';
28
29
               wait for 5 ns;
               clk <= '1';
30
               wait for 5 ns;
31
      end process;
32
      simulacion: process
33
          begin
```

```
clr <= '1';
35
                1 <= '0';
36
                d <= "0001110011110000";</pre>
37
                wait for 40 ns;
                clr <= '0';
39
                1 <= '1';
40
                d <= "0001110011110000";</pre>
41
                wait for 40 ns;
42
                clr <= '0';
43
                1 <= '0';
44
                d <= "0000010011110000";
45
                wait for 40 ns;
                clr <= '0';
47
                1 <= '1';
48
                d <= "1111111111111111";</pre>
49
                wait for 40 ns;
                clr <= '1';
51
                1 <= '0';
52
                d <= "0001110011110000";</pre>
53
                wait for 40 ns;
                wait;
      end process;
56
57 end Behavioral;
```

2.2. Test-Bench barrel shifter

```
1 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
4 entity barrelTB is
5 -- Port ();
6 end barrelTB;
8 architecture Behavioral of barrelTB is
9 component barrel is
      Port ( dato : in STD_LOGIC_VECTOR (15 downto 0);
10
             res : out STD_LOGIC_VECTOR (15 downto 0);
11
              dir : std_logic;
12
              s : in STD_LOGIC_VECTOR (3 downto 0));
13
14 end component;
1.5
signal dato : STD_LOGIC_VECTOR (15 downto 0);
signal res : STD_LOGIC_VECTOR (15 downto 0);
18 signal dir: std_logic;
signal s : STD_LOGIC_VECTOR (3 downto 0);
20 begin
      u1 : Barrel
21
      Port map (
22
          dato => dato,
23
          res => res,
24
          dir =>dir,
          s => s
26
          );
27
28
      simulacion : process
29
30
          begin
          dato <= "000000010010111";
31
          s <= "0011";
32
33
          dir <='0';
34
          wait for 10 ns;
          dato <= "0000110010010111";
35
          s <= "1011";
36
37
          dir <='0';
          wait for 10 ns;
          dato <= "1111111110011111";
39
          s <= "0011";
40
         dir <='1';
41
```

```
wait for 10 ns;
42
           dato <= "1001011110011111";
43
           s <= "1011";
44
           dir <='1';
           wait for 10 ns;
46
           wait:
47
       end process;
48
49
50
51
52 end Behavioral;
```

2.3. Test-Bench archivo de registros

```
1 LIBRARY ieee;
2 LIBRARY STD;
3 USE STD. TEXTIO. ALL;
4 USE ieee.std_logic_TEXTIO.ALL;
                                     --PERMITE USAR STD_LOGIC
5 USE ieee.std_logic_1164.ALL;
6 USE ieee.std_logic_UNSIGNED.ALL;
7 USE ieee.std_logic_ARITH.ALL;
10 entity archRegTB is
11 -- Port ();
12 end archRegTB;
14 architecture Behavioral of archRegTB is
      component archRegistros
15
       Port(writeData : in STD_LOGIC_VECTOR (15 downto 0);
16
              writeReg : in STD_LOGIC_VECTOR (3 downto 0);
17
              readReg1 : in STD_LOGIC_VECTOR (3 downto 0);
18
              readReg2 : in STD_LOGIC_VECTOR (3 downto 0);
19
              shamt : in STD_LOGIC_VECTOR (3 downto 0);
20
              WR, CLK : in STD_LOGIC;
21
              SHE,DIR,clr : in STD_LOGIC;
22
              readData1 : inout STD_LOGIC_VECTOR (15 downto 0);
23
              readData2 : out STD_LOGIC_VECTOR (15 downto 0));
24
      end component;
25
      --inputs
      signal writeData : STD_LOGIC_VECTOR (15 downto 0);
28
      signal writeReg : STD_LOGIC_VECTOR (3 downto 0);
      signal readReg1 : STD_LOGIC_VECTOR (3 downto 0);
30
      signal readReg2 : STD_LOGIC_VECTOR (3 downto 0);
31
      signal shamt : STD_LOGIC_VECTOR (3 downto 0);
signal WR,CLK : STD_LOGIC := '0';
32
33
       signal SHE,DIR,clr : STD_LOGIC;
34
35
       --outputs
36
      signal readData1 : STD_LOGIC_VECTOR (15 downto 0);
37
      signal readData2 : STD_LOGIC_VECTOR (15 downto 0);
38
39
       --clock
40
       constant CLK_period : time := 10 ns;
41
42
43 begin
      tb_AR:archRegistros port map(
44
45
           writeData =>writeData,
           writeReg => writeReg,
46
47
           readReg1 => readReg1,
           readReg2 => readReg2,
48
           shamt => shamt,
49
           WR => WR,
50
           CLK => CLK,
51
           SHE => SHE,
           DIR => DIR,
53
```

```
clr => clr,
54
           readData1 => readData1,
55
           readData2 => readData2
56
57
       CLK_process : process
58
59
           begin
               CLK <= '0';
60
           wait for CLK_period/2;
               CLK <= '1';
62
           wait for CLK_period/2;
63
       end process;
64
65
       simulacion: process
           file ARCH_SAL : TEXT;
67
           variable LINEA_SAL: line;
           variable VAR_RD1: STD_LOGIC_VECTOR (15 downto 0);
68
           variable VAR_RD2: STD_LOGIC_VECTOR (15 downto 0);
           file ARCH_ENT :TEXT;
           variable LINEA_ENT :line;
72
           variable VAR_WD : STD_LOGIC_VECTOR (15 downto 0);
73
           variable VAR_WrRe : STD_LOGIC_VECTOR (3 downto 0);
           variable VAR_RR1 : STD_LOGIC_VECTOR (3 downto 0);
75
           variable VAR_RR2 : STD_LOGIC_VECTOR (3 downto 0);
variable VAR_shamt : STD_LOGIC_VECTOR (3 downto 0)
76
                                  STD_LOGIC_VECTOR (3 downto 0);
           variable VAR_WR: STD_LOGIC;
           variable VAR_SHE, VAR_DIR, VAR_clr : STD_LOGIC;
79
80
           VARIABLE CADENA : STRING(1 TO 6);
81
82
83
       begin
           file_open(ARCH_ENT, "/media/d3vcr4ck/externData/materias-Sem20_2/
84
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/registros/input.
       txt", READ_MODE);
           file_open(ARCH_SAL, "/media/d3vcr4ck/externData/materias-Sem20_2/
       arquitecturaDeComputadoras/arquitecturaDeComputadoras/practicasVivado/registros/output.
       txt", WRITE_MODE);
86
           CADENA := "_RR1__";
87
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "RR1"
88
         CADENA := " _RR2";
89
         write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
                                                                --ESCRIBE LA CADENA "RR2"
         CADENA := " SHAMT";
91
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1);
                                                                --ESCRIBE LA CADENA "SHAMT"
92
         CADENA := " _WREG";
93
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "WREG"
94
         CADENA := " _WD__ ";
95
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "WD"
96
           CADENA := " _WR__ ";
97
98
         write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1);
                                                               --ESCRIBE LA CADENA "WR"
         CADENA := " _SHE_";
99
         write(LINEA_SAL, CADENA, right, CADENA', LENGTH+1); --ESCRIBE LA CADENA "SHE"
100
         CADENA := " _DIR_";
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "DIR"
         CADENA := " _RD1_";
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "RD1"
         CADENA := "RD2_";
         write(LINEA_SAL, CADENA, right, CADENA'LENGTH+1); --ESCRIBE LA CADENA "RD2"
106
         writeline(ARCH_SAL,LINEA_SAL);
108
109
         wait for 100 ns;
         for I in 0 to 11 loop
           readline(ARCH_ENT,LINEA_ENT);
114
           Hread(LINEA_ENT, VAR_WD);
           writeData <= VAR_WD;</pre>
116
```

```
Hread(LINEA_ENT, VAR_WrRe);
117
            writeReg <= VAR_WrRe;
118
            Hread(LINEA_ENT, VAR_RR1);
119
            readReg1 <= VAR_RR1;</pre>
120
            Hread(LINEA_ENT, VAR_RR2);
121
            readReg2 <= VAR_RR2;</pre>
122
            Hread(LINEA_ENT, VAR_shamt);
123
            shamt <= VAR_shamt;</pre>
            read(LINEA_ENT, VAR_WR);
125
            WR <= VAR_WR;
126
            read(LINEA_ENT, VAR_SHE);
127
128
            SHE <= VAR_SHE;
            read(LINEA_ENT, VAR_DIR);
            DIR <= VAR_DIR;
130
            read(LINEA_ENT, VAR_clr);
131
            clr <= VAR_clr;</pre>
           --wait until rising_edge(CLK);
134
            wait for 10ns;
135
            VAR_RD1 := readData1;
136
            VAR_RD2 := readData2;
138
139
            HWRITE(LINEA_SAL, VAR_RR1, right, 5);
140
            HWRITE(LINEA_SAL, VAR_RR2, right, 5);
141
            WRITE(LINEA_SAL, VAR_shamt, right, 5);
142
            HWRITE(LINEA_SAL, VAR_WrRe, right, 5);
143
            HWRITE(LINEA_SAL, VAR_WD, right, 5);
144
          WRITE(LINEA_SAL, VAR_WR, right, 5);
145
            WRITE(LINEA_SAL, VAR_SHE, right, 5);
146
            WRITE(LINEA_SAL, VAR_DIR, right, 5);
147
            HWRITE(LINEA_SAL, VAR_RD1, right, 5);
148
            HWRITE(LINEA_SAL, VAR_RD2, right, 5);
            writeline(ARCH_SAL,LINEA_SAL);
152
          end loop;
          file_close(ARCH_ENT);
154
         file_close(ARCH_SAL);
         wait;
156
       end process;
157 end Behavioral;
```

2.3.1. Archivos de entrada y salida para esta sección

Archivo de entrada (input.txt)

```
1 0f86 5 8 4 0 1 0 1 1
2 0089 1 1 0 0 1 0 0 0
  0072 2 2 1 0 1 0 0 0
4 0123 3 3 0 0 1 0 0 0
5 0053 4 4 0 0 1 0 0 0
6 ffff f 1 2 0 0 0 0 0
7 eeee e 3 4 0 0 0 0 0
8 1234 2 1 2 3 1 1 0 0
9 5555 4 3 4 5 1 1 1 0
10 ffff f 1 2 0 0 0 0 0
  eeee e 3 4 0 0 0 0 0
11
12 Of86 5 8 4 0 1 0 1 1
14
15
16
17
18 WriteData | writeReg | RR1 | RR2 | shamt | WR | SHE | DIR | clr
```

Archivo de salida (output.txt)


1	_RR1	_RR2	SHAMT	_WREG	_ W	D	_WR_		SHE_	_DIR_	_RD1_	_RD2_		
2	8	4 0000	5 (0F86	1	0	1	0000	0000					
3	1	0 0000	1 (0089	1	0	0	0089	0000					
4	2	1 0000	2 (0072	1	0	0	0072	0089					
5	3	0 0000	3 (0123	1	0	0	0123	0000					
6	4	0 0000	4 (0053	1	0	0	0053	0000					
7	1	2 0000	F I	FFFF	0	0	0	0089	0072					
8	3	4 0000	E	EEEE	0	0	0	0123	0053					
9	1	2 0011	2 :	1234	1	1	0	0089	0448					
10	3	0 0101	4 5	5555	1	1	1	0123	0000					
11	1	2 0000	F	FFFF	0	0	0	0089	0448					
12	3	4 0000	E	EEEE	0	0	0	0123	0009					
13	8	4 0000	5 (0F86	1	0	1	0000	0000					


2.3.2. Tabla de resultados de la salida

RR1	RR2	SHAMT	WREG	WD	WR	SHE	DIR	RD1	RD2
8	4	0000	5	0F86	1	0	1	0000	0000
1	0	0000	1	0089	1	0	0	0089	0000
2	1	0000	2	0072	1	0	0	0072	0089
3	0	0000	3	0123	1	0	0	0123	0000
4	0	0000	4	0053	1	0	0	0053	0000
1	2	0000	F	FFFF	0	0	0	0089	0072
3	4	0000	E	EEEE	0	0	0	0123	0053
1	2	0011	2	1234	1	1	0	0089	0448
3	0	0101	4	5555	1	1	1	0123	0000
1	2	0000	F	FFFF	0	0	0	0089	0448
3	4	0000	E	EEEE	0	0	0	0123	0009
8	4	0000	5	0F86	1	0	1	0000	0000


3. Simulaciones

3.1. Registro






3.2. Barrel-Shifter




4. Diagramas RTL


4.1. Registro




4.2. Mux 16 canales




4.3. Mux 2 canales



4.4. Demux



4.5. Barrel-Shifter



4.6. Archivo de Registros

