```
process (clock, Read)
```

```
if (clock exent and clock="1") then
 begin
  if Enable = 11 + hen
   if Read = 11 + hen
  Data out 2 = tmp_ram (conv_integer (Read Addr)).
elne
 Data_out L = (Data_out range = 2);
   end if;
   end if
   end broars.
   process (clock, wride)
  if (clock even + and clock= 1) + hon
  if Enable =
     if write='1' + hen
     tmp_ram(conv_integer (write: Addr)) =
                      Miadrece
                                 5 Yaddr.
  end if;
                    Write (addre) (= 5
  end if
  end if
end process;
                     +mp_cam (42)=5
end behav;
                        -tmp_ram
```

FPGA Wodel	
) sisten stelle bolilers.	
Il what koden yorkness	
Who L Josepher	en tagle.
Joseph = Jercelastine = Lontre	grosyom.
=) FPGA MIMARISM	
=) fpga programlanabilir mentik bloklari ve b ara beglantidan olusun epenis vugulama alanina Soyivel tomber develorder, andretida : " [[[] []]]	schip olan
Diretion teknologist Sham to bendi mimer! Teknor tolerar program and bills Figallar her sistem acidigad teknor yapılar Depoloma birininin recrisine gare transfor a	ilyanda Kask kapi. idninak zerandadi. ak sega kapak danki
2) 4-6 transter convent detaining of 2) 4-6 transter convent detaining of 2) Shame yellow locally desistinited and 2) yok almos. Konsit sigorta tabanlı Mirmani devre disinde özelerac üle programlarır devre disinde özelerac üle programlarır	


islence gonils sister telleder. 2) Comil tesein. rem micro islanter vera conferentials. sortes 2)2 tenel bisme soliptim control ve yurithe brians 2) bu britaler herbin common fate ve execute islands garcellostims. :Maro Folenc o => Bir tel yor aleten Chitpic = JALLI, pc, steek pointer, cesitir registerlander alusur. Somioli islamet - Comilo bir sistemin getordsismi belirti bir soyida gorevi yetre getrinekten programbien, uniers islandler, meradele goda saysol singul islencilar obstruct =) Alm7, AMD 29050 Bleecolods; Tosonmi icsa Alm, alles nimerisi bulunakkitu. gerale semanti isletin sistem tubulmekte er MOS, LINUX, ONX SIST. =) Byok hadrade ice FPBA kullentin Distribel strayed islemes > Unit islemet yeteresint ice it 307cllikle yoksek isten yok gerektrende kullender Dinge, ses, un de o isleme sistemente. JSrnyel isleme fork kullorldynde Sistem hislider. Sorulo sitem oreve ne later =) Molyetr Livers = ocho of gua liletair. =) sinher orest cositlilit sogler =) Sistem tolog yellenestre tologhtsoyler TK cretim 1961 yephusi 1000\$ 3\$ domistus. % 100 guesents olding solers.

* Digital borr sistemdir * Genellikk bor interdisknet kullaner * Kontrotor gibr kullonihragu fomon

=) GSmils sistem Belins borr tonksiyon yerne getirmekt toserlanmıs yatılım ve danoinim kommesyonudus. * real tame actionaler.

=) Gonit sistem Gercak gomma bir gris dip one alks

Contly yopisi



Gönüli sistem son Honduma

* Külcük öleetli genüli sistem

* orta

* kornort byak " " "

Skocik olekt Bir tek & vega 16 61+ nikrotontrolet. At donorion tormisk gratim bu sisten lorn C programa delt sucks: Colstand gac tactmet


Bor veya boken 16 vege 32 bit mbrake A. hem donnin ham yould keranosk

Byte donor of yearling ternolley.

Byte donor of yearling ternolley.

Programlane Liller mantile dialer le tontigre edile bill.

Bronin birinkernin islem high sistem single drir.



(p)


(nd)

Cilcis (= Cikis+1; - P Azalon denegdio adeludi, end if
end if
end process
end mimeri

signaller orchitecture ile orchitecture in begin il araninda olur.


16x1 mux'un 8x1 muxlar yardımıyla

geraeklestir: Imen?



Sorular 2sn arallularla 8 bist sayan Sayle OR = 100 mherat Amilum NON (000 clock oseliyor. Clock geleceatini bulelim kay 1 dotte X = (2×103) Helock +a Sayıcı o ken I ken ? olacak giris Clk entity Sayıcı is Cartey 8 6 84 Sayici Port (CIE) in Std - logic ; (Cilis): Out Std-1912 Vector (Idounts) end sayici architecture model of Saylci in dosen weren process (CIL) if (issing -edge) Sayar = Sayar +1: Sayac: 50/ 30

Ornek = 4x1 mux'u 2x1 muxla genellegiri-.



entity sorus is

port (a, b, c, d, ! in S+d - logic;

q ! out S+d - logic;

S : In S+d - logic (Lector (I downtook))

end sorus; orchitecture cereps Of sorus in synal eif std-l-gie; begin proces (5)

begin Care 5 16 when 1001=

eL= a; FL= C; when 101.

e L= d f (= d Long State of the state of the

A. ..

NIOS isletim sistem? redir?

Net Intagrotor Operating System ("NIOS") Otonom bir Linux tabanti isletim Sisdemi Olup tüm of altrapioni kologlastiran ->
Zehi bir isletim Sisdemidir.

The MB buylle lügünde, bir flash bellek üzerinde Galisan, standart Linux Gelirdesini kullanan bir ointenia bir sistemdir

seif-aware, self configuring pelf-tuning ödelligi sagerinde kendini yoneden bir nørdendir.

NIOS SUNUCULOSIA FORDES den FORMI

- Gouffatla, -bolumne yonetim maliyeti Düsük

-Bir defor kurulduhden sonra, Nior runucular

minimum bakım gerektirir etrafinda oluçan digisim — Sissem hendini bilir etrafinda oluçan digisim

tere hass hendini odepte edr. -NIOS SUNUCULO Lenditure horumada vernandra

- Sisdem giveningi otonom Galist. Eurulum ya da

sunucular bunbri hizmedin. ayor gerelitirmet. - NOSU oten 45WW

SUNO WWW servisori -> Kurulum qu'elitiment firend

-> Moude justile filtreleme

```
# Mand hapisi #
  LIBRARY ieee;
```

use iere, std_logic_1164, all;

ENTITY nand gate 15 PORT C

a! IN STD_LOGIC:

b! IN STD_LOGIC:

2 ! OUT STD_LOGIC);

END nand-gate;


ARHITECTURE model of nand-gade 15 BEGIN

ZC= a NAND b;

END model;

ORZ SIGNAL Q' STD-LOGIC; SIGNAL b: 8TD_LOGIC - VECTOR (3 DOWNTOO) SIGNAL C: STD_LOGIC_VECTOR (3 DOWN TOO) SIGNAL d: STD_LOGIC_VECTOR (7 DOWNTO 0) SIGNAL E! STD_LOGIC_VECTOR (15 DOWNTO 0) SIGNAL FI STD_LOGIC_VECTOR (8 DOWN TO 0)

a6=115 bl= 0000 9 default olorak ikilik habul edilir. CC = Byoooo ; Binary belirtmek in Bhullandir. d C = 0.110_0111 ; dunability of timan in allement el = 8" AF67"; > Hexadecimal Jabani Jempil ede. FL = 0"723"; O octal Labani demon P/ eder,



case anlikedurum is


when A => if input = '0' then anlikdurum <= A;

=: kis k = 0;

else on Medurum (=B; cikisc=0; endst;

when A =) if input = 'o' then an /kdurun c = C;

and the analysis of the property of the state of the stat



Architecture · Behavior of Fibit BeGIN:

fib! . Process (clock)

BEGIN:

1+ (clock EVENT ANC CLOCK = 111) THEN

If clear = 11 THEN

QC= 1100000000 11;

AL= 1100

BC= 1100. ... 1

EISE

(cornings) A+ (DOVITO F) B=) (O. OTHWOD F) D

A (+ DOWN TOO) (= B(7 DOWN O)


B (7 DOLVN TOO) (=Q (7 DOWN TO);

ENDIF;

ENDIF!

END PROCESS,


END Behavior



```
architecture dataflows of all is
   Signal orithitogic; Std-logic-vector (7 downto 0);
     Bepin
     with sel (2 down too) releat
     orithicas when loool;
             b. when "001";
             attention when others,
     logic 'C=Nota when . 100011
                                      Aynisian
                                       benzerio
          attech when others,
  with rel (3) select
    ye = arith when o,
          lagic when others;
         end dataflow.
Att SORU: Filonacci Saylorni hesaplayen kodu ýadinia?
      entity fib Ir
         PORT ( CLEO, Klock : IN STD-LOGIC;
                         ! Buffer STD-Logic-Vector(7D).
                         1 11 STD - LOGIC - VECTOR (7 DOWN)
               Q
```

end fib;

OR= 4x1 mux



ENTITY MUX4 tol 10

POrt (wo, wi, wi, wi ! IN STD_LOGIC;

IN STD_LOGIC_VECTO(IDOWN TOO)

FOUT STD_LOGIC);

ARCHITECTURE Behavior of mux4+01 18 BEGIN

WITH & SELECT

FC = WO. WHEN "OO"

WI WHEN "OI"

WO. WHEN "OI"

WO. WHEN "OI"

WO. WHEN "OTHERS.

END Behavior.

ARCHITECTURE Behavior OT COMPACTOR

BEGIN


ARAB C= 11 WHEN A = B ELSE 101;

A 9+B C= 11 WHEN ADB ELDE 101;

AHB C= 11 WHEN ALB ELSE 101;

END Behavior;

Shek=



LIBRAMY ieee;

Une leee. Ntd_lopic_1164. all;

ENTITY Priority is

POR W! IN STD_Lopic vector

Y! OUT STD_loble;

END Priority;

Architecture Behavior Of prio 18

y = "11" WHEN W(3)= 1 EISE 110" WHEN W(3)= 1 EISE 110" WHEN W(1)=1 ELSE

ZZ= 0 WHEN W= 10000 "Else!

A senteron repet the 4-610+ WILKOTI-DOWNORD Irchitecture Behavior of upcount is SIGNAL COUNTISTD_ LOGIC - VECTOR (3 DOWNTOO); BEGIN PROCEON (Clock, Realetn) BEGIN If pesetn=101 THEN count (= 1000011 = Eloif (Clock EVENT AND Clock=11) THEN. IF Enable = 11 THEN COUNT C=COUNT+1; ENDIF; END PROCESS. DZ=Count: END Behavior

Ehle # IF Enable = 11 THEN # Sayıcılor# Senkron renet ile yokarı Sayaci ENTITY UPCOUNT 15 PORT (Clear, clock I IN STD-lapic; Q. BUFFER STD_LOGIC_VELTON(IDOUN) END up Count; ARCHITECTURE Behavior Of UPCOUNT 10 BEPIN LIPCOUNT & PROCESS (clock) IF (Clock EVENT AND Clock=111) THEN BEGIN IF Clear = 11 THEN Q 1 = 100 2 Elne Q. C=9+01119 END IF; ENDIF; END PROCESS; END Behavior

S'LAST_VALUE son olaydon once plin descrino dondor. 20 a(7:10) b(7:0) -4 (7:0) MUX Acitretible Kodu Sel(310) 0000 -Dy L=9 With Delect yappini kullan 0001 -D y 2= a+1 AU 0040 - y L= q-1 rel (2 doruntoo) > 75 C= b 01 0 145-6-1 y c= b+1 100046=10+9 1001yc=notb 10 104 C= a only 11 004 (= a or b) y c= anand b 11 10 yeaxorb 11 11 Heaxnorb

Port(a,b; in Std-Lopic_Yector (7 down to 0)

Pel: in Std-lopic_xector (3 down to 0)

Cin; in Std-Lopic;

J: out std-lopic _xector (2 down to 0)

_)

)

end alu

Comply Sirrdem

Signed al BIT := 11;

Signal b: BIT_VECTOR (3 DOWNTOO) = 1100.

Signal C: BIT-VELTOR (3 DOWNTOO) := '0010';

Signel · d: BIT_VECTOR (7 DOWTO 0);

e: INTEGER RANGE O TO 2009 Signal

Signal FIINTEGER PANGE -128 TO 1279

X1 K= 98 C;

X2 47, (86; X16=?

X3 L= b xor .c

X4. (=0 NOR b (3)

X5C= b s11 2;

th 1 Xp (=a and b(o) and Notic(1):

C+d -?

e#3?

dL=c?

d (6 down to 3) = 6?

if(e).d)?


F=100?


S'Event = s' de bir olay meydana geldipinde return True S'STABLE = S' 11 (1 1) quelmedifinde 11 11

S'ACTIVE= E3er S=11 ine Return True

S'LAST_Event= Son olaydan beri genen Zoman durumunda


S' LAST_ACTIVE = S=11






END Behavior;

BEGIN & WATT DUTTE Clock Event AND Clock - 111; IF Resetr = 101 THEN Asenkron reactile 8-bit register ENTITY rest 15 PORT (D !IN STD_LOGIC_VECTOR (200WNTO 0) Resetriclock IIN STD-1061C Q : OUT STD-LOGIC VECTOR (2 Down) END . raps ; ARCHITELTURE Behavior of regals BEGIN PROCESS (Resetnicock) BEGIN IF Reset = 101 THEN Q Z = "000000000" EIGIF Clock EVENT AND CLOCK = 11 THEN Q Z = Di END IF END PROCESS;





Data - Flow

LIBRARY iRRE?

voe ieee. std_logic_1164. all;

ENTITY Fulladd 15

X IN STD_LOGIC; PORT (

y IN STD_LOGIC;

cin: IN STD-LOGIC?

S ; OUT STD_LOGIC ?

cout: OUT STD_LOGIC);

END fulladd;

ARCHITECTURE Fulladd - destaflow Of Fulladd 15 BEGIN

SL= X XOR Y XOR cing

COUT L=(x ANDY) OR (cin AND x) OR (cin ANDY) END Fulledd - dataflory;

YL= (a and b) or (candd) o Dopru i fadebr


ABD UI-OUT D KESUIT begin WI! XOR2 port map (11 → A 12mB 4 => U1-OUT); U2; XORZ PORTMAP (11=) LI1_OUT ル分し 4 = REDVLT end xor3_ STRUCTURAL? #DArranis mimorini# orchitecture XOR3_BEHAVIORAL of XOR3 is begin XOR'3_BEHAVE; Process(AIB, C) if ((A xor B xor c)=111) then RESULT Z=11; eine RESULT L= 0; end if:

end process XOR3_BEHAVE;

end YOR3 BEHAVIORAL;

use leel. Std-logic_unsigned. of ENTITY COMPONE IN

PORT (AIB IIN STD-LOGIC-VECTOR/BOWN AegB, Ag+B, AI+B! OUT ATD_ LOGIC); END compore;



Cout (= Sum(16);


END Behavior

Type State 15 (50,51); SIGNAL Mealy_State: State;

LI- Mealy: Process (clock, reset) BEGIN IF (renet = 1,1) THEN Mealy_Ofale(= 00) ELSIF (clock = 11. AND clock revent) THEN CARE Mealy state it C= 02 N3HW IF INPUT = 11 THEN Mealy-State Z=01; EINE Mealy_ State (= 80; 1-END IF; WHENSI => IF input = 101 THEN Mealy_ Ntate <= 50; FINE mealy. State (=51; ENDIT; END CADE; END IF; OUTPUT L= 11:WHEN (Mealy Nade = 51 AND inpid = '0).) Else (0);

IF input = 1/1 THEN Moore_ortade L=51 EIDE Moore _ State <=00; END IF; WHEN SI => If input = 'O THEN Moore-State (=52) Else Moore - Odede (= 51; END IF WHEN SZ=) IF input = 101 THEN Moore - Stade 2= 80; EING MoonE-Stade (=01; ENDIF. END CARE, END IF; END BUDGESS; OUTPHL= 11 WHEN MOOR State = 52 ELSE '01. 1/0

Moore			(16)
4	simalle durumur	fonknigonud	wr.
Mealy Culcis girish ve s	indiki? durumun	Ponkoryonudur	
Moore Machin	Gegis sartis		
Durum 1) Gulus 1	Durum?		
Mealy Machin	Seuis sertiz		Sum
Ovrum) Ovrum)	sert1/		
A = Moore Geris Grobo 1,	Sort 2 152 10 (51/0) 1)	(sup) ent cares	14y 13
Type State 18(0	0,01,02);	<u>ر</u> اد ا	_0 S ,
The state of the s	cess) (clock, re	(ret)	
Moore_s	11) THEN- Hade C= So;		
ELSIF (Cle CADE MO	ore: State 15	lock event) T	-HEN
	4		



Nios # int buton void (moin) { while (1) 5 Buton = IORD_Altera_Auslan_Pto. data (Ruton, base); A (buton = '0') for (inti=0) 1 <= 288; i++) IOWR - Altera-Auslan - PIO. dada ((cd. base, i): else for (:n+1=255; 1>=0; 1--) IOUR_Alter-Aulon-PIO, dots (led. base, !); 177 a) Niosto kad ystrak lan seartus'da Isterace olustica your. - austatus to valency sore builder don alustra -) Eldersold processor, 12-15top (mutloks) -) destape bojd. girls-cikis brotombed

-) Ksydent

-)- Alog to bu Illeray! 129

> c. dilinde Godon year

Komponent Mapisi architecture orner of Goodell is signal unant: sidalapie: component x022 13 part (cd: in ortal a lagra) 62: 12 rdd - 12816; 4: nut std - lee) erd compared; potentia with more portant was (e=) f. 4=) U10 D+); past nop (11 3 w1 = -+ y Dresult) Albannes entuity francei is port (Links et , larast) integral) status ; in type ! orewheeture was of the or then offer 1; Noval 12426 1= 12 feet 1= 0;

by if (source (ak)


by if (source (a)) then

source: source; end to

ikened: source; end to

ikened: source; end to

Gardle Sistemin Mapiai



Mikrowlener

- + Forksignal bloklar: ALUres kilor Emrop Brandent wait
- > bit is less known there sader.
- , and social social bilgisoyor

Milero controller


- FERLOW, ADC, DAC
- > Goktur.
- -> Dypula-ya szel bededt ersketeda
- * Millo almode ver le propren révoralement disinde
- & Micro bentroler do ver ue propron retro bentrole, de hilmede totalor. Noho hitlidr.

TASARIA STORESIMIN ASBANCE

Topoment = Tosaria in perelisione de la solono del solono de la solono del solono de la solono del solono de la solono del

TOJORNIA Q ANA EMBEL

- 1. Bretin andryed danselys
- 2. Isteren pestarmansin steplanmasi
- J. Eta tüketene kontrolt



Bentility Sistem Meder

For pinel duriniyle bedriller or yepmen icon teserlencis,


arterordence ce ye micro denetleyice tobarli orstenderder:


arterordence ce ye micro denetleyice tobarli orstenderder.

arterordence ce ye micro denetleyice tobarli orstenderder.

#FIBONACEP# entity fibonacci PA port (birincie ikinci: indeger; Sonuc! inteper; clk: std=lapic); end fibonacci architecture behaviour of fibonacci is birinci! = 0; ilinci: = 0; signal sayac : integer ! = 0; begin process (c/k) bopin if (sayac (10) then Sanuc; = birinci + I'linci; birinei! = ileinci; ikinci: = Sonuc; end if

end process,





Use ieee. Std lopic_arith.oll;

Voe ieee. Std lopic_arith.oll;

Voe leee. Std lopic_Wasipred.oll;

voe leee. Std lopic_Unsigned.oll;

architecture Behav of nom is


type Rom_Array is array (o to 31)

type Rom_Array is array (o to 31)


of Std lopic_Kector(the downto o);

```
Constant Content : Rom_Array : = (
    0= "00000001"
    1=> "00000010"
                                Row
     9=> 110000101011
  14 = 110000111111
     OTHERS -> 11 111111111
begin process (clock, Reset, Read, Address)
    papin
    if (reset=111) + hen
    elsif (clock event and clock= 11) then
      if Enable = 1 + hen
        if (Read = "1") then
        Data-out 2= (order+ (conv_intger (Address)
    0 loe
      Data_out <= "277777
    end if;
     end if;
    end if.
   end process;
    end Behavi
```

(he.



M_durum C= &) end if; when c = | o | then M_durium L= A; elne M_durum (= endif when D= if input = Tol then M_dorum (=C; elre M_ durum L=B; end if, end prouss; if m - durum = D + hen cilis (=1; elore cikis (=0) end if End uyfulama; if during = 0/0 7/1



Int buton main (void) { While (1) {

buton - Toon Altere Aval

buton = IORD_Altera_Avolon_Pro_Data (Buton_Bare)

If (buton == 0) {

Tight of the control of the

For (in+ i=0; i == 251; i++) {

IOWR_Altera_Avalon_PIO. Data (Led_Bare, 1);

elne g

For (int i=25r; i>=0; i--) {

I our Altra-Avalon PIO Date (Led Boro, i)


3


3

Mios isletim Sistemini audlaymit


Gömülő isletim Sistemle: nelerdir birini audlaymit?

Apollo Guidane computer -> ilk gämülü Sistem.






mikroiskemainin yapısı



Milvo de retbyicide, milero islamo: bulvara birlive, RAW, Now, Propram, beleji, ray (cilor, letisim modulu, pwm singlibratici, Iloportlar, ADC Analog digital dévilottrocco verdir.



isletin sistember: Merdir (60mg/Lil) Ecos, Freer Tos, 60 mili Linux, Javaos, Lynxos,

NUCLEUSITOS, Palmos, prex, Vxworks Mobilinux

Requirement -> Specification -> Are hitecture -> Component -Suplem Indepretion

- Daha kolay tararım yapmayı roflor, Bütün Sürecin (
tanimlanment ile tasarimeilara hologanlasilir tasarim
Yarmay 1 Saglar.
Gereksinimler
in a scalabinine belironin
- Tasarim i'din gerchainimber belirbnin
- laserim strecinin en ist tabakari Top down
Olarak adlandirilir. De ha nonraki a samalar Buttom up Design Olarak bilinir.
Daha Bonraki a samalar Buttom up Design Clarak bilinir. — Bu yapıda hatmanlar bir birleriyle ilişkilidir.
1 1 A malinet
-isin - Fizile Bold
- Amac
- Girique - Gerelli mimori bilgi
- Fonusinonlar
- Performans
Taron Streci Sadimdan aluri
-Requirements
-Specifications
- Architecture
- components
- Sysdem Indyration)
Taraim Ana Amaylor
- Gretim maliveti ne kadarda
- isterenen performant soflanmaliar.
- Gou toketimi got onunde bulundurulmalider.
ille adim l'emporent ne minori olustrmada gorellis bigi edinilmelidir

- Böyük donanım ve yazılım kormosıklığı - programlanabilir mantik diziler veya honfigure edilebili islamai vega éludalene bilir islamai întigaci Islemci

- Gemult Sistemin halbidir i ain mileroiscemei Iceya - Gomille SIStem Lasarimicilari

Mikrokantroller gartter.

Bunlar hontrol birini - This themel birime Sahiptir

ve gorotme birimidir.

Fetch ve execude -Bu birinter her bir hometun

islemlerini gruellestirm

- Hele bir silikon yonga instinde birlestirilmis bir mikrolslemci, Veri ve program bellegi, stayinal giris ke likislor (I/o)

analog girişler ve daha Fadla que veren ne işlev leadan

Edeki Gerre birimleri (7 amanlayıcılor, sayayler, hégiciler,

analogtan sayinala aeviriciler) ATTATA MICROPROCESSOR VE MICROCONTROLLER OFORM

daki Farklar.

Micro processor

1 ya da 2 bit islembri gery elelestirir - Genel amauli bigi sistemlerin

Japanimi Pain

- Milosistemaille genis happamli ve duyorti işlemler yapınak inin Senilen bir Sistem Microcontroller bouties

-2 den fazlo *

- Hygulamalara o'zel adanmis

programlar, igin huslander,


- milkrodenedlagici program Legisikingi olmayan Sabit bir programin Sürelli aalumani gerpien durumlanda bullanilir.

nikrodenetlegici de bûten birimlein tek yonga isterinde bulunmari Ve milro islemcilore göre daha at yor kaplayarak dalayırıyla daha at maliyetlede Galsabilirler

Llygolama alani olarak mikroisleme i Mikrochnetleyicine. göre dang kapsamlıdır top Gömülü Sissemlerse kullanılan yazılım birimlerine Firm ware adi verilir. Bu yazılım Rom bellek üzerine kayıtlı bir bigimde kcullanılır. Gelistirilen donanım i htiraq larina ve fortil, i stevle in her birini yerine getirme amaulidar.

- Sadece bigisagar bilesenleinde degil bazl eleutronik esyalarda da bulunan Gegitli donanimlarin Veya cinatin islevlerini nasilyerine getireceklerini bildiren un se rellique delerar jasiloibile obn Ufak kodlardir

- Finware Sait ohunvidur. Ohunabilir fahat yadılamaz 60mo10 risdemler Bir Or One ne hator?
 - -malineti dosoror
- _ Daha at bilesen, Laha kouck hacim, Laha at 9 Un tüketimi, az hata koynoğl
- Vrune latina Leper getirir.
 - Sistemin holay güncellemesine chanak tanır. Comula sistem Tararim S'areci
- Taparim Sinecini bilmek 3 avantat Soflar
- Sistemin fonkniyonel testlerini iera etmek ke performanti optimite etmemite olanak noglar. -Bilgisayar destekli tanarım oraularını geliştirmemite yardim eder



- kücük ölceldi zömülü sistem - orta öluelili gömülü 11 _ kormasik. ve bryok ölheldi gömülü Siotem, houck ö'heldi yonala nintem -Birdek 8 keya 16 bit mikrokontreller -Az donanim i karmasik yazılım - Batarya ile işletilebilir lik - Bu Sistemler gelistirmek i ain a programlama

qua toletimi -screlli dorak Galisty 1 Zaman problem.

orta d'hebli - hem donarim hem yazılım homasıklığı

- Bir Keya birkay 16 veya 32 bitlik mikrohontrol Keya Digital Signal Processor


Comulu Sistemler - Sistem , sabit bir plan, program veya kurallar lumerire gore bir vega birden feitla gorevi organite eden giris kerkrini kullanarak Sonyalar presen bir yapıdıc Bir gomulo sindem - Bir digital sistemair - Genellille bir-milio i slemci kullanılır. - Sisdemin batikeya tom fonksiyonlorini Yerine actionele inin bir yazılım cealistirilir. - Sik rik bir kontrolör gibi kullanılır.

Rayda deper ilk gömülü sistem MIT. Instrumentation Laboratory de c'horles Stark Draper Lorafindan gelistirilen Apollo Guidance Computer olduge -Belli bir fonksiyonu yerire setirmek i'n Jasarlanmıs gadilimire donarim hombinaryone dur. - Bürük bir Sistem Metale gomptiv olarak ealisan yapılardır. Her bir gont 15 Sindem

- Geraek Zamanda Pitihi ostamdan girisleri alır.

- Gerelli hesaplamalari yapar

- Olas I what for wretir.



entity 101 1s

port (ret, input 11 in state - 1 gpra;

alkie: was state - 1 gpra);

end 101;

architecture upg of 101 is

type durenter is (A, Q, C, D);

signal anlikedurum = durumlar;

begin

process (rst, input)

begin

if ret= '0' then anliedurum e = A;

else esse saliketurum 18

when A =) if input = 'a' then salledweum & = A)

alse salledweum & = B)

and if;

when D =) if input = 101 then anlikeduron < = C;
else = 11/2 durum < = B;

when c => if input = '0' than only during e = A)

else only during c = D;

end if;

when D =) If input = 10' then onlikeduren <= C;
else onlikeduren == 10'
end if;

and case;
and chi

If onlikedurum as D then cikes = 111;

else cikes = 101;

end 14;

end 14;



Library SEEE!

part (ret, elle, input = in std-love;

cks = out std-lope);

and moore;

type durum is (A,0);

signal anlikderum = durum)

process (red, mput)

if reset = 'o' then salkdurum = A;

else case antikdurum is

when A =) if input = '0' then entitedurum <= A;
else entitedurum <= 0;
end if;

when B =) if Input = 101 ther shill during 6 = A?

olse shillduring 2 = B;

end if:


end cost;

of alledorum = B then c.kis z = 11';

else class = 5';

end if;

end ryg;



entity ALU is

port (2, b = in std-lopic - vector (3 downtoo);

sel = in std - lopic - vector (1 downtoo);

elk = in std - lopic - vector (1 downtoo);

end ALU;

schiketure wys of ALU is

signal x, y = std - lopic - vector (1 downtoo);

begin

process (clk, sel)

begin

if clk/eint and clk=11 then

case sel (2 downtoo) is

when act (2 downtoo) is

Albanace! entity Albanica 11 part (birine), then of I integer ? the state of the state of the alk in stately and end Abanace!; architecture upp of Abanceei " prand := 0; ikunci : = 1; signal sayac : integer 1 = 0) began process(alt) المراح ويرا A (source of to) show BOAUC I'm lestrimer a l'enci. womens is thenel? Themas is something

Fibonacci 2 LIBRARY ZEEE TERE . std _lepic _ 1164. oll we thing Alla is The contract of the the part of the A CONTRACTOR Mers handred for part (Messyi, stene say & integer; こくこうか some : Integel; alk of sted - Lopis)) and Alas Mode and Mosa to meets lecture was Allen Com with the comment We say the so 5115 The Marken land of していてく War Care maday 1 = 1) Messilen 3 Ch 71 Ch 1500 Egnal sayon: Integer: = 03 process (all) (53730 × 10) 1. 50 150 0 C 18 5 1 / m = noc := ! least + l'encles "lkasy":= Hancisay"; themet say ! The comment end (1) 17 + seres=1 sches


end process;


and undi

en & processi

R 1 d 16 300 d 10-4 10 "

```
Cherry maken;
    use ZEEE, std. Copies 1164. all A
         FERE. odd - logic - Allith . all the
    wed 2000, and - lope - une found off
port (
     alle: In std-lapic;
     alkis 1 out std - laple);
     end k-redalps;
   arehitecture karedalgaurg of karedalga
    =13001 sayac : integer := 0;
    signal temp: integer := 49;
    505'A
    process (dk)
    bepin
    if (alk'event and elk= 1') then
       5242c <= 5243c + 1;
    if ( say=c < = temp/2 ) then
       cikis <= '1';
       end If;
     of (soyac > temp/2 and sayac x temp)
        cilus = 101;
        end if;
      if ( 5>4>c = temp+1) + her
        52426 6= 0;
         end if i
         end If
```





entity moore is

part (elk, input, reset; in std_lapic;

end moore;

end moore;

architecture: wyp of moore is

type durum is (A,B);

signal anlikdweum; durum;

begin


process (reset, elk)

begin


if reset = 'o' then anlikdurum < = A;

elsif rising-edge (dk) then

cose anlikdur



hen and if inpute 1' then articular = B;



entity ROM 11.

Port (Elk, 1st, enoble, read: in std-lapec;

Advers: Instd-lapec-rector (4do-doo);

Dalanted: and std-lapec-rector (2do-do);


and Com;

Governor Comments

ROM MODULE

32 x 8 Rom madric

```
Chary rece!
  use leve, endonlagie . 1164, all
  use seen off - agin - with ally
      iere. std _ lapic - unsigned. all;
  entity ROM is
   part ( eleck : in attackapie;
          reach in std-laple;
           e 42 ple 1 1 2 2 + 9 - 1 3 bic;
           read in odd - lare.
           Address in std - lagic - vector (4 down to 0)
          Data -out: out std -lagre - vector (7 dounds 0));
      end com;
  architecture Dyg of Rom is
       type Rom-Bellek is array (0+031)
       of std-lapic - vector (7 downto 0);
   constant content : ROM - Bellet ; = (
OTHERS => " !!!!!!!!" );
6 eg:n
 process (clock, nesed, 1 and, Address)
 if ( reset = '1') + hen Dota-out <= "????????)
    else f (elk 'event and elecks 'q") then
       if enoble = "1" then
          of (read = 111) then data out as Content (convert for (All
      elections and a "2222222", and if end process and a
```



2%

entity 101 is


part (alk rest, input: in std-lapic;

alker: = sent std algorit);


and 101;

architecture mys of lad is type duranta (A 10, 6 175): 5 top at builteduran - education to gring process (ele, est, input) If est in 101 they anlikedurum a = A 1 cose solkdorum u; when A => If imput = 'a' solkdorum <= A; elle anthologies end if; when I =) If igut = tot only direct = = = = ; else only durances; and its when c = if ignore tot anthedron e = A; also souldendurance Di and A, when b s) of good a rate antikedurum KEC; else salladarmon a= B; and if end esse! end if. end if ment with first to water of it if anlikedurin = D then ellist = " " ; else cikisz='o'; end of

end Lypi



```
= 20M =
  232 × 8 ROM
CHEETY TEEL;
   WSR (CRE, Std - 10915 - 1164.01)
   125e ieec. std - (= pic - srith. 211;
   use icea. Ad - lopic - wasgrad. all;
o entity com is
   part ( alock : in std-lopic;
             reset : in std-Copie;
             enable: in std - lapic;
             read lin standarts
             ( co chands in side alone a rector ( a down do co);
             databut : out add lopic vector () down in a));
             end Ram
     architecture was at com is
             type dam. Diel is acray (a to 31)
              of = +d - lopic - vector (+ down to 0);
        constant content : Rom - Dist : = (
             0=> "00000000(")
             1 = ) " = > > > > | |
            14=> "0000 1111";
           OTHERS = 3 " 1111 1111");
        bepin
          process ( = lack, reset, read, address)
             begin
                if (reset = 111) them
                 dataout = " 277 2777 ";
               elaif ( clock award and clack = 111) Than
                   12 ensule = 11 floor
                    id rand = "1" alhea
                       data out e = Content (con-integer (Address));
                      2156
                       data and < = " 2 2 2 2 1 1 2 1";
                       end if i
```




endprocess;

```
4 x 4 RAM
```

```
-) library SEEE ;
     use icee, std_lopic_1164, all;
     use seen side-logic maddin all;
     use come cold about a respond all
-> endidy scan in
             depth integral = 4;
   Beneric (
               addr : Integu := ? );
   port ( elock, enable, read, write: in std-laple;
            read = addr : in std-lapie - vector (addr-1 dounts o);
            write - adde : in add_/gore - rector (addr-1 downto a)
            data-in: in std-lapie-vector (width-1 downlos);
           data - out: out sted - lagre - meeter ( which - 1 downto 2));
             end SRAM;
      erchilecture Myg of SRAM 11
        type ram-type is array ( o to depth - 1) of
                                                              inporting!
           std - I gove - recetor (width - 1 downto a);
          isable was: westermy leads
                                               process (clock, with)
     procesu (clack, resd)
                                                   if ( clk and or delk "11)
    of (clock found and clocks " ) then
                                                      .f enoble = 111
     if enable a " I I have
                                                       if more here the
     14 102d = 11 then
                                               Imprisa (con intoer (with Add)) =
     data cout & a top-rom (convenden (read addr));
     data-out & = ( Data-out rage = > 2 );
                                                     end If,
                                                     end if;
       end If
                                                     end it;
        and if;
                                                     end process;
        end it
```

end uzzi




citizen sections entity 2 limux is port (2, 5, c, d = in std-look - restor (3 do-nino); 5 = in std-lagra wektor (Adounta); g = out std - (grewood for (a down to a)); end in the man we architecture uys of 211nux is signal eff std-legic - wektor (stown too); bearn pe 20 023 (5) bople Il (s(a) = 'o') then e == 3 ; Dese ! C 4 2 12 1 @18 £ 41: 4: end If; 9 < = 4; 1 f (s(1) = 1) then 9 6 5 6 6 10, 13 2 end it; and process;

end by i

```
source a bottle one 6 40 hader soysesk.
      Elerary MITER
    use FLEE, 5td-10pic=1164, 311,
    enttry society
     port ( alk in std dages ;
            elles tout std - logic - veltor (2 doughts 0));
         end source
     architecture upp of sayier is
       signal sayac = stal - lapor - welter (2 da woto 0) = "000";
        Des in
         process (clk)
            it rising- Edge (dk) then
                 5242C K= 5242C + "001";
                if sayac = 10" then
                    524264= "000"
                    and it;
                  end if
                end process!
```


were it was in





Ubrary WELE ; ore seek, and mapping alley, all a make the same port (Input, rist, all In std-logic; eller fourt sold elgold); end 101; DICKHECTHIE MYS of 101:3 type duranter is LA, b, C. D.); signal antikolum = durumlar; process (elkirst, input) bepin if reset = 'O' then antikodurum e a Aj elsif rising- sitga (clk) then enste salikulurum 13 when A => if input = 'o' then Enlikedurun < = A else anliketrum e = 6; when s = s 16 april = 101 + has anlikeden e = Aj else anlikeurum e = 0;

if antihologian = A,B,C;
else = 1012



(lerary lees) use rece , add - 1 gp = 1164, all;

entity MUXUYSULa is

port(= , e, e, d in std-logic) 5 in std - (gre - rector (1 downto 0);

e : out = tel -l gre);

and manyoulas

architecture supulana all more in gardin 15

519001 X14 1 5+d-10pic;

begin process (s)

× 4 1 2 1 if s(0) = 0 then 4 < = = ;

else

m dala j

4 2 = d 1

end if

14 s(1) = 11 4 her 222;

else somethy

to be come

end processi

ead yepi

Tarres ayich seems

port (= 16: a state | aproxi

end sayie!;

architecture and ad sayie: !!

signal sayse; std - (aproxivetor (3 downto)):= "0000";

begin

process (clle)

begin

if rising - edge (elle) then

eagre = sayoe + "0001";

end if;

end oroceas;

S MODE Com

entity more 12

entity more 12

cikis out stellops;

and moore;

architecture vyg of moore 13

type durum is (A,B);

signal antikduam : durum;

begin

process (reset, cik)

begin

if reset = 101 then antikdurum <= A;

elsif rising-cage (cik) then

cikir K= Ezyac:

and architecture;

when A => if iput = '0' then onlikedurum < = A;
when A => if iput = '0' then onlikedurum < = B;

when 0=) if input = 10' then ionlikedurum <= A;

end if;

end if;

end if;

end if;

else == id's

end process:

of solit during = 0 then entire = "";

else = 11:01;

end 11:

1000 CD