CSAPP book is very useful and well-aligned with class for the remainder of the course.

C to Machine Code and x86 Basics

ISA context and x86 history

Translation tools: C --> assembly <--> machine code

x86 Basics:

Registers

Data movement instructions

Memory addressing modes

Arithmetic instructions

Disassembling Object Code


001011010001010000110000 001101000101000010001000 011110110001011101110000

Disassembled by objdump -d sum

0000000000400536 <sumstore>: Disassembler 400536: 48 01 fe add %rdi,%rsi 400539: 48 89 32 mov %rsi, (%rdx) 40053c: c3 reta


Object

Disassembled by GDB




Turning C into Machine Code

C Code







sub-registers

x86: Three Basic Kinds of Instructions

1. Data movement between memory and register

Load data from memory into register

%reg ← Mem[address]
Store register data into memory

 $Mem[address] \leftarrow %reg$

Memory is an array[] of bytes!

2. Arithmetic/logic on register or memory data

c = a + b;

 $z = x \ll v$;

i = h & g;

3. Comparisons and Control flow to choose next instruction

Unconditional jumps to/from procedures

Conditional branches

12

Data movement instructions

mov Source, Dest

data size is one of {b, w, 1, q}

movq: move 8-byte "quad word"
mov1: move 4-byte "long word"

movw: move 2-byte "word"
movb: move 1-byte "byte"

Historical terms based on the 16-bit days, **not** the current machine word size (64 bits)

Source/Dest operand types:

Immediate: Literal integer data

Examples: \$0x400 \$-533

Register: One of 16 registers

Examples: %rax %rdx

Memory: consecutive bytes in memory, at address held by register

Direct addressing: (%rax)
With displacement/offset: 8(%rsp)

13

Memory Addressing Modes

Indirect (R) Mem[Reg[R]]

Register R specifies memory address: movq (%rcx), %rax

Displacement D(R) Mem[Reg[R]+D]

Register R specifies base memory address (e.g. base of an object)

Displacement D specifies literal **offset** (e.g. a field in the object) **movq** %rdx,8(%rsp)

General Form: D(Rb,Ri,S) Mem[Reg[Rb] + S*Reg[Ri] + D]

D: Literal "displacement" value represented in 1, 2, or 4 bytes

Rb: Base register: Any register


Ri: Index register: Any except %rsp


S: Scale: 1, 2, 4, or 8

Pointers and Memory Addressing

```
void swap(long* xp, long* yp) {
  long t0 = *xp;
  long t1 = *yp;
  *xp = t1;
  *yp = t0;
```

```
swap:
   movq (%rdi),%rax
   movq (%rsi),%rdx
   movq %rdx,(%rdi)
   movq %rax,(%rsi)
   retq
```





Address Computation Examples



General Addressing Modes

Register contents

%rdx	0xf000
%rcx	0x100

Special Ca	Implicitly:	
(Rb,Ri)	Mem[Reg[Rb]+Reg[Ri]]	(S=1,D=0)
D(Rb,Ri)	Mem[Reg[Rb]+Reg[Ri]+D]	(S=1)
(Rb.Ri.S)	Mem[Reg[Rb]+S*Reg[Ri]]	(D=0)

Address Expression	Address Computation	Address
0x8(%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

17

20

Compute address given by this addressing mode expression and store it here.

Load effective address

leaq Src, Dest

DOES NOT ACCESS MEMORY



Uses: "address of" "Lovely Efficient Arithmetic"

p = &x[i]; x + k*I, where k = 1, 2, 4, or 8

leaq vs. movq

Registers

%rax	
%rbx	
%rcx	0 x 4
%rdx	0x100
%rdi	
%rsi	

 Memory
 Address

 0x400
 0x120


 0xf
 0x118

0xf 0x118 0x8 0x110 0x10 0x108 0x1 0x100 Assembly Code

leaq (%rdx,%rcx,4), %rax
movq (%rdx,%rcx,4), %rbx
leaq (%rdx), %rdi
movq (%rdx), %rsi

18


Call Stack



Call Stack: Push, Pop

pushq Src


- 1. Fetch value from *Src*
- 2. Decrement %rsp by 8 (why 8?) Stack Pointer: %rsp
- 3. Store value at new address given by %rsp



popq Dest


- 1. Load value from address %rsp
- 2. Write value to *Dest*
- 3. Increment %rsp by 8

Those bits are still there; we're just not using them.



21

Procedure Preview (more soon)



Arithmetic Operations

Two-operand instructions:

Formo	at	Computation	
addq	Src,Dest	Dest = Dest + Src	
subq	Src,Dest	Dest = Dest - Src	argument order
imulo	Src,Dest	Dest = Dest * Src	
shlq	Src,Dest	Dest = Dest << Src	a.k.a salq
sarq	Src,Dest	Dest = Dest >> Src	Arithmetic
shrq	Src,Dest	Dest = Dest >> Src	Logical
xorq	Src,Dest	Dest = Dest ^ Src	
andq	Src,Dest	Dest = Dest & Src	
orq	Src,Dest	Dest = Dest Src	
One-oper	and (unary) instruct	ions	
incq	Dest	Dest = Dest + 1	increment
decq	Dest	Dest = Dest - 1	decrement
negq	Dest	Dest = -Dest	negate
notq	Dest	Dest = ∼Dest	bitwise complement

leag for arithmetic

Deallocate/pop frame before return.

```
long arith(long x, long y,
           long z) {
 long t1 = x+y;
 long t2 = z+t1;
 long t3 = x+4;
 long t4 = y * 48;
 long t5 = t3 + t4;
 long rval = t2 * t5;
  return rval;
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z
%rax	
%rcx	

```
arith:
 leaq
         (%rdi,%rsi), %rax
        %rdx, %rax
 addq
 leaq
        (%rsi,%rsi,2), %rdx
 salq
         $4, %rdx
         4(%rdi,%rdx), %rcx
 leaq
        %rcx, %rax
 imulq
 ret
```

Another example

```
long logical(long x, long y) {
 long t1 = x^y;
 long t2 = t1 >> 17;
 long mask = (1 << 13) - 7;
 long rval = t2 & mask;
 return rval;
```

See CSAPP 3.5.5 for: mulq, cqto, idivq, divq

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rax	

```
logical:
   movq %rdi,%rax
   xorq %rsi,%rax
   sarq $17,%rax
   andq $8185,%rax
   reta
```

25