
PERIPHERAL MODULES FOR BASIC COMPUTER

from an idea by J. Haudry



Peripheral modules for BASIC computer.

Technical characteristics:

- Modular I/O system comprises one address decoder/interface, and one or more input and/or output
- Parallel mounting of up to eight digital I/O modules.
- Analogue output module based on 10-bit DAC supplies accurate voltage for control applications. Voltage span: 0 to 10.23 V, programmable in 10 mV steps.
- Use of one or more analogue output modules restricts the maximum number of modules controlled by 1 address decoder/interface to 7.
- Maximum of 2 address decoder/interface boards enables control of up to 16 digital I/O modules, or 14 analogue output modules.
- Power digital outputs sink up to 500 mA at 50 V. Maximum total dissipation of output driver; 2.25 W (dissipation is 0.5 W, for example, when 300 mA is supplied).

Just for those who do not know: the system described in reference (1) is a singleboard computer based on Intel's Type 8052AH-BASIC vl.1 microcontroller.
As indicated by the type number, the computer can be programmed in BASIC. Programming is done with the aid of a dumb terminal (or a host computer running a terminal emulation program), and a bidirectional RS232 link to the BASIC computer. The system can run programs from an on-board EPROM, and is, therefore, ideal for small-scale process and control applications ('turnkey' systems). Interesting-ly, control software is written and debugged direct on the system, and loaded into EPROM by the CPU, i.e., without the need of an EPROM programmer.

The BASIC computer has been one of the most popular projects published over the last year or so in this magazine. Users have found it simple to build, program, and connect to existing equipment. The BASIC interpreter in the 8052AH-BASIC is relatively fast, and supports a number of extremely useful bit-manipulation commands. Machine code programming is also possible when the Intel reference guide is available.

After our publishing of the 'bare bones' of the BASIC computer, many users have expressed a firm interest in input/output extensions for connection to the available bus. The modules described here are our answer to these requests. Readers may be interested to know that the modules are also compatible with a 8751-based autonomous input/output controller with RS232 interface, to be described in a forthcoming issue of this magazine.

Functional description of the I/O modules

Two types of bus-connected module are described here:

- a bidirectional digital interface with 8 inputs and 8 buffered outputs;
- an analogue output module capable of supplying a highly accurate output voltage between 0 and +10.23 V, in steps of 10 mV.

Between the BASIC computer's bus and these modules sits a simple address decoder. The I/O modules are small units, and one address decoder allows parallel connection of up to 8 digital modules, or up to 7 modules when analogue and digital types are used simultaneously. The BASIC computer itself allows the connection of a maximum of two address decoders. The modular structure of the expanded BASIC computer is illustrated in the block diagram of Fig. 1. The address decoder provides a bus in the form of a flatcable, which runs from one I/O module to the next.

Address decoder for I/O modules

The circuit diagram of Fig. 2 shows the simplicity of the address decoder for the




Fig. 2. The interface shared by the I/O modules is composed of an address decoder that divides the available memory space for I/O in 8 blocks of 256 addresses, and a circuit that modifies the timing of the WR pulse to ensure correct loading of the D-A converter.




Fig. 1. The input/output system for the BASIC computer is a modular structure that gives the user freedom of configuration. The I/O boards are connected direct to the databus of the microcontroller, but are addressed in the memory segment reserved for peripheral circuits.

I/O modules. Monostable IC2 is used for timing one of the control signals for the 10-bit digital-to-analogue (D-A) converter.

The presence of address lines A11 and A12 allows defining two address ranges, so that two decoders can be mounted in parallel, each with a different jumper configuration (A-D). Table 1 shows that each card occupies 256 addresses.

Address decoder IC₁ supplies 8 enable signals, $\overline{E0}$ to $\overline{E7}$. The special use of $\overline{E7}$ on the analogue output module will be reverted to, as well as the function of signal BS, which is supplied direct by the BASIC computer, and runs to the analogue output board(s) via the address decoder board.

Monostable IC2 changes the timing of WR to provide a signal called SWR




Fig. 3. Circuit diagram of the bidrectional digital interface. Up to 8 of these circuits can be controlled by a single address decoder.

(short write or special write), needed for controlling the D-A converter on the analogue output module.

Bidirectional digital input/ output module

The circuit diagram of this basically simple unit is given in Fig. 3. Circuit IC1 is an octal latch whose inputs are connected to the databus of the BASIC computer. Data is latched into IC1 on the rising edge of the memory write signal, WR, but only when input G is held logic low. This condition is satisfied when the address supplied by the computer falls within the range preset by the jumper on block K3 (see Table 1.). When the processor writes a databyte to a digital output, e.g., at address F600H, jumper E6 should be installed on K3, and jumpers BD and AC on the address decoder board (Fig. 2).

Circuit IC2 is controlled by the same enable line, Ex, as IC1, and in addition by the read signal, RD, of the microcontroller. As a further configuration example, jumper E4 should be installed on K3, and jumpers BC and AD on the decoder board, to enable the microcontroller to read a databyte at address EC00 on the digital I/O board. The databyte read by the selected card is formed by the logic configuration of the

a b 880159 - 13

Fig. 4. Internal diagram of the ULN2803 from Sprague. Each of the 8 surge-protected darlington transistors in this chip can switch (inductive) loads of up to 500 mA.

Table 1.

Address assignment of I/O modules. Signal $\overline{Y7}$ defines address range E000 . . . FFFF, split in two by A11 and A12. Lines A8, A9 and A10 define 8 blocks of 256 addresses.

enable signal	wire links BD and AC	wire links BC and AD
EO	F000F0FF	E800E8FF
E1	F100F1FF	E900E9FF
E2	F200 F2FF	EA00EAFF
E3	F300F3FF	EBOOEBFF
E4	F400F4FF	ECOOECFF
E5	F500F5FF	EDOOEDFF
E6	F600F6FF	EEOO EEFF
E7	F700F7FF	EFOO EFFF

All addresses in hexadecimal.

signals applied to inputs I0 to I7 on the 25-way D connector, K2. Note that the input lines have pull-up resistors, so that any non-connected input is read as a logic high level. The pull-up resistors allow the digital input to be connected direct to an existing open-collector or open-drain output.

The Type ULN2803 in position IC3 is an 8-way inverting power buffer composed of high-voltage, high-current darlington transistor arrays. This IC enables the digital output to directly control a wide range of loads, such as relays, solenoids, stepper motors and LED displays. Figures 4a and 4b show the inter-




Fig. 5. The analogue output module is based around a 10-bit digital-to-analogue converter Type DAC1006 from National Semiconductor. The output voltage span is from 0 to 10.23 V in 10 mV steps.

nal structure of the ULN2803. Note that the buffers are of the inverting type, and that internal anti-surge diodes are provided to prevent damage to the open-collector output transistor when the current through the inductive load (relay coil) is interrupted. The anti-surge diodes are internally connected to a common rail, which is brought out to pin 10. This means that the supply voltage for the inductive loads controlled by the ULN2803 can be connected to pins 21 and 8 of K₂.

Analogue output module

The heart of the D-A module shown in Fig. 5 is formed by IC1, a Type DAC1006. This 10-bit DAC is remarkable for its excellent stability and capability to be controlled from an 8-bit bus. Loading of data (0 to 102310) is done in two successive operations, under




Fig. 6. For the DAC1006 to operate corectly, data should remain stable on the the databus for at least 200 ns following the rising edge of the WR pulse (Fig. 6b), which is not so on the databus of the 8052AH-BASIC (Fig. 6a; fcl=11.0592 MHz). A monostable multivibrator is, therefore, required to shorten the WR pulse (Fig. 6c).

control of the logic level of the BS (byte select) signal applied to pin 3. This signal comes direct from the microcontroller 8052AH-BASIC via an output line of port P1. Users should decide for themselves which of these lines is to be used for providing signal BS.

The Type DAC1006 has a few pecularities which call for a rather special circuit configuration around it. Firstly, the DAC has a specific require-

ment as regards the duration of the databyte. The timing diagrams of Fig. 6 show that databytes are present on the bus for only 40 μ s after the \overline{WR} pulse (Fig. 6a). The DAC1006, however, requires data to be present for at least 200 ns (Fig. 6b). This problem is solved by monostable IC₂ in the address decoder circuit (Fig. 2). Note that the 74LS122 used for this purpose is not available in the HCT version.




Fig. 7. The $\underline{DAC1006}$ expects 10-bit, right-justified, data in a 16-bit dataword. Signal BS, together with \overline{WR} and \overline{CS} , is needed to ensure that data from the 8-bit databus is sequentially latched into the device. A further signal, XFER, effects the transfer of the complete dataword from the latches to the internal conversion register.




Fig. 8. Timing diagram relevant to the loading of data in the D-A converter.

Loading the DAC

The second peculiarity of the Type DAC1006 has to do with the way it is loaded with digital data. Figure 7 shows how signal BS allows the chip to latch the 10-bit dataword as 8, followed by 2, bits. Unconventionally, the 10 databits are left-justified in 16 available bit locations. Fortunately, in spite of the slightly unusual configuration of lines AD0 to AD7, and B0 to B9, it is still possible to achieve right-justified data by multiplication of the right-justified original 10-bit data by 64. The first 8 bits are loaded when BS is logic high, the 2 remaining bits when BS is logic low (see also Fig. 8).

Once the 10-bit dataword is available in the latches, it is ready to be transferred to the conversion register. This operation is controlled by signal XFER, which is simply $\overline{E}x$ supplied by the address decoder board. This explains why only 7 boards can be connected to the address decoder when one or more analogue output cards are being used. In that case, line $\overline{E7}$ is not available for enabling a digital I/O module because it serves to clock the transfer of the databits to the conversion register in the DAC1006.

Figure 8 shows the time relation between the signals involved. As an example, the analogue output module is addressed by E0, while BS is provided by port line P1.0 of the 8052AH-BASIC.


Smart users may still be able to use $\overline{E7}$ for addressing an eighth card, even if one or more analogue output cards are being used. This is possible provided it is ensured that the contents of the latches are correct the moment the 8th card is addressed, and that the databyte written in the latch of the selected card by $\overline{E7}$ (= XFER) is correct also (refer to the listing in Table 2).

The external reference voltage for the DAC1006 is provided by D₁, whose thermal coefficient can be accurately compensated by preset P₂.

From current to voltage

The output of IC₁ supplies a current which is converted to voltage in opamp IC₂. Preset P₁ allows defining the full-scale value of the output voltage. The use of a relatively expensive opamp Type OP-77, which achieves an offset voltage of only 50 μ s at an ambient temperature of 25° C, may be questioned given the step size of 'only' 10 mV.

It could be argued that a more commonly available opamp with an external off-set compensation resistor would give the same results as the OP-77. This is not so, however, because the external compensation resistor would have a fixed value, while the output resistance of the converter chip changes with every new digital value loaded, due to the different configuration of the internal R-2R ladder network.



With reference to the simplified diagram of Fig. 9, the effect of this change on the static accuracy of the I-V converter can be expressed as the magnitude of the error voltage, calculated from

error voltage = Vos(1+RF/Ro)

where Ro is a function of the digital value written to the DAC:

Ro≈10 kΩ for more than 4 logic high bits;

 $Ro \approx 30 \text{ k}\Omega$ for any single logic high bit.

Therefore, the offset gain varies as follows:

code = 0011111111111: $V_{err1} = V_{os}(1+10^4/10^4) = 2V_{os}$.

code = 01000000000000:

 $V_{err2} = V_{os}(1 + 10^4/3 \times 10^4) = \frac{4}{3}V_{os}$.

The error difference between these values is 2/3 Vos.

It will be evident from the above that the non-linearity of the output voltage is a function of the opamp's offset voltage. When this is low (OP-77), the maximum deviation is also low, athough still dependent of the digital value written to the DAC.

Construction and alignment

The peripheral extension modules for the BASIC computer are three printed circuit boards (Figs. 10, 11 and 12) interconnected by a bus formed by flat ribbon cable. The layout of the boards is such that the output connector, K₂, can be fitted onto the equipment front panel, with the board mounted perpendicular to this at the inside. At the other end of the cards, a 26-way flatcable plugged into K₁ runs from one card to another, connecting all of these to the bus card, which is mounted on the BASIC computer. The total length of the cable should not exceed about 30 cm to prevent digital interference on the databus.

The address decoder/interface card can be fitted direct on to the BASIC computer board, and is connected to it by a short length of flat ribbon cable. On the computer board, connect pin 7 of IC₃ (address decoding signal Y7) to pin 8 of the 40-way connector (K₂). It is also necessary to choose the Port 1 line to





Fig. 9. Variation in output resistance of the DAC as a function of the converted code gives rise to a variable offset current at the input of the opamp, which translates current to voltage, and so magnifies the offset voltage. Obviously, the offset voltage of the opamp itself should be as low as possible.






Fig. 10. Printed circuit board for the address decoder.

supply BS. The connection between pin 6 of K₂ and pin 19 of K₁ shows that we have opted for Port 1 line P1. Any other line is equally suitable, as long as the software for the I/O modules takes this into account.

If it is decided not to use the analogue output module, the last mentioned link can be omitted. Similarly, the ± 15 V supply is not required then.

The modules are ready after being assigned a memory address by placing a jumper on K₃.

There are only two, simple, adjustments to carry out on the analogue output board(s). First, correct the temperature coefficient of the LM336-2V5 by adjusting P₂ for a reference voltage of 2.490 V measured at pin 6 of the output connector, K₂. Next, write 1000₁₀ to the DAC (10 mV/LSB) and set the full-scale output voltage to 10.00 V with the aid of P₁.

The I/O modules discussed have a relatively low current consumption, and are, therefore, conveniently powered from the existing supply for the BASIC computer. The analogue board draws about 10 mA, the digital board and the decoder each about 20 mA.

Final notes

Table 2.

The contents of the conversion register in the DAC1006 are not defined at power-on, so that the output voltage may not be nought then. When an XFER pulse is received by a DAC, all other DACs connected respond to this

simultaneously. This means that the contents of the latches should correspond to the desired output voltage, which may not be the case at power-on.

The analogue and digital ground lines may only be connected on the address decoder board.

DACS connected respond to this decoder board.

For analogue module:

100 E0 = 0	FOOOH	REM	output address (see K3)
110 XF = 0	F700H	REM	dummy address (transfer)
120 INPUT	r x	REM	get byte to convert
130 X - X	• 64	REM	justify left
140 PORT1	= 1	REM	write byte
150 XBY(EC)) = X/256	REM	i.e. MSB, and then
160 PORT1	= 0	REM	LSB
170 XBY(E) = X.AND.OFFH	REM	(only bits 6 et 7 are useful)
180 XBY(XF	= 0		clock 10-bit transfer
190 GOTO 12	20	REM	end of loop

Examples of elementary command routines

For digital module:

10 E1 = 0F100H	REM	module address (see K3)
20 Y = XBY(E1)	REM	read input byte from Y
30 XBY(E1) = 00F3H	REM	write byte F3




Fig. 11. Printed circuit board for the digital I/O module.




Fig. 12. Printed circuit board for the analogue output module.

When the logic outputs are used only for driving other digital circuits, the ULN2803 need not be fitted, and wire links may be installed between the PCB connections intended for the inputs and outputs of the chip.

Finally, do not forget that E7 can not normally be used as a board selection signal because it is needed as XFER shared by the analogue output modules.

Parts list DIGITAL I/O BOARD

Resistors:

R1...R8 incl. = 100K R9...R16 incl. = 10K

Capacitors:

C1 = 10µ; 16 V C2;C3 = 100n

Semiconductors:

IC1 = 74HCT377 IC2 = 74HCT541 IC3 = ULN2803A

Miscellaneous:

K1= double-row 26-way right-angled header, or 26-way right-angled male header with eject handles.

K2 = 25-way D connector, male, with rightangled pins.

K3 = double-row 16-way straight PCB header. 1 jumper for mounting on K3.

PCB Type 880163

Parts list
ANALOGUE OUTPUT BOARD

Resistors:

R1 = 47K5 1%

 $R_2 = 12K$

P1 = 25K or 22K multiturn preset

P2 = 10K multiturn preset

Capacitors:

C1 = 1n0 C2;C3 = 100n

Semiconductors:

D1=LM336-2V5

D2;D3=1N4148

IC1 = DAC1006 (National Semiconductor)

IC2=OP-77 (PMI)

Miscellaneous:

K1 = double-row 26-way right-angled header, or 26-way right-angled male header with eject handles.

K2 = 9-way D connector, male, with right-angled pins.

K3= double-row 16-way straight PCB header. 1 jumper for mounting on K3.

PCB Type 880162