

# 32K x 8 HIGH-SPEED CMOS STATIC RAM

**MAY 1999** 

#### **FEATURES**

- High-speed access time: 10, 12, 15, 20, 25 ns
- Low active power: 400 mW (typical)
- · Low standby power
  - 250 μW (typical) CMOS standby
  - 55 mW (typical) TTL standby
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V power supply

#### **DESCRIPTION**


The *ISSI* IS61C256AH is a very high-speed, low power, 32,768 word by 8-bit static RAMs. They are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns maximum.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250  $\mu$ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable ( $\overline{\text{CE}}$ ) input and an active LOW Output Enable ( $\overline{\text{OE}}$ ) input. The active LOW Write Enable ( $\overline{\text{WE}}$ ) controls both writing and reading of the memory.

The IS61C256AH is pin compatible with other 32K x 8 SRAMs and are available in 28-pin PDIP, SOJ, and TSOP (Type I) packages.


#### **FUNCTIONAL BLOCK DIAGRAM**




ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1999, Integrated Silicon Solution, Inc.



# PIN CONFIGURATION 28-Pin DIP and SOJ



# PIN CONFIGURATION 28-Pin TSOP



#### PIN DESCRIPTIONS

| A0-A14    | Address Inputs      |
|-----------|---------------------|
| CE        | Chip Enable Input   |
| ŌĒ        | Output Enable Input |
| WE        | Write Enable Input  |
| 1/00-1/07 | Bidirectional Ports |
| Vcc       | Power               |
| GND       | Ground              |
|           |                     |

#### **TRUTH TABLE**

| Mode                      | WE  | CE | ŌĒ | I/O Operation | Vcc Current |
|---------------------------|-----|----|----|---------------|-------------|
| Not Selected (Power-down) | Х   | Н  | Х  | High-Z        | ISB1, ISB2  |
| Output Disable            | d H | L  | Н  | High-Z        | lcc         |
| Read                      | Н   | L  | L  | <b>D</b> оит  | lcc         |
| Write                     | L   | L  | Χ  | Din           | lcc         |

#### **ABSOLUTE MAXIMUM RATINGS(1)**

| Symbol        | Parameter                            | Value        | Unit |
|---------------|--------------------------------------|--------------|------|
| <b>V</b> TERM | Terminal Voltage with Respect to GND | -0.5 to +7.0 | V    |
| TBIAS         | Temperature Under Bias               | -55 to +125  | °C   |
| Tstg          | Storage Temperature                  | -65 to +150  | °C   |
| PT            | Power Dissipation                    | 1.5          | W    |
| Іоит          | DC Output Current (LOW)              | 20           | mA   |

#### Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



#### **OPERATING RANGE**

| Range      | Ambient Temperature | Speed         | Vcc           |
|------------|---------------------|---------------|---------------|
| Commercial | 0°C to +70°C        | -10, -12      | 5V ± 5%       |
|            |                     | -15, -20, -25 | $5V \pm 10\%$ |
| Industrial | –40°C to +85°C      | -12           | 5V ± 5%       |
|            |                     | -15, -20, -25 | 5V ± 10%      |

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter            | Test Conditions                         |              | Min.      | Max.      | Unit |
|--------|----------------------|---|--------------|-----------|-----------|------|
| Vон    | Output HIGH Voltage  | Vcc = Min., IoH = -4.0 mA               |              | 2.4       | _         | V    |
| Vol    | Output LOW Voltage   | Vcc = Min., loL = 8.0 mA                |              |           | 0.4       | V    |
| VIH    | Input HIGH Voltage   |   |              | 2.2       | Vcc + 0.5 | V    |
| VIL    | Input LOW Voltage(1) |   |              | -0.5      | 0.8       | V    |
| lu     | Input Leakage        | GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub> | Com.<br>Ind. | -5<br>-10 | 5<br>10   | μА   |
| Іго    | Output Leakage       | GND ≤ Vouт ≤ Vcc,<br>Outputs Disabled   | Com.<br>Ind. | -5<br>-10 | 5<br>10   | μА   |

#### Note

## POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

| Symbol | Parameter                               | Test Conditions   |              | -1<br>Min. | 0<br>Max. | -1<br>Min. | 2<br>Max.  | -18<br>Min. |            | -2<br>Min. |            | -2<br>Min. | 5<br>Max.  | Unit |
|--------|---|---|--------------|------------|-----------|------------|------------|-------------|------------|------------|------------|------------|------------|------|
| Icc    | Vcc Dynamic Operating<br>Supply Current | Vcc = Max., $\overline{CE}$ = VIL<br>lout = 0 mA, f = fmax  | Com.         | —<br>—     | 165       | —<br>—     | 155<br>165 | —<br>—<br>— | 145<br>155 | —<br>—     | 135<br>145 | —<br>—     | 125<br>135 | mA   |
| ISB1   | TTL Standby Current (TTL Inputs)        | $\begin{aligned} & \text{Vcc} = \text{Max.,} \\ & \text{Vin} = \text{ViH or ViL} \\ & \overline{\text{CE}} \geq \text{ViH, f} = 0 \end{aligned}$  | Com.<br>Ind. | _<br>_     | 25<br>—   | _          | 25<br>30   | _           | 25<br>30   | _          | 25<br>30   | _          | 25<br>30   | mA   |
| ISB2   | CMOS Standby<br>Current (CMOS Inputs)   | $eq:continuous_continuous$ | Com.<br>Ind. | _          | 2 _       | _          | 2<br>10    | _           | 2<br>10    | _          | 2<br>10    | _          | 2<br>10    | mA   |

#### Note:

#### CAPACITANCE(1,2)

| Symbol | Parameter          | Conditions    | Max. | Unit |
|--------|--------------------|---------------|------|------|
| CIN    | Input Capacitance  | $V_{IN} = 0V$ | 8    | pF   |
| Соит   | Output Capacitance | Vout = 0V     | 10   | pF   |

#### Notae ·

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{CC} = 5.0V$ .

<sup>1.</sup>  $V_{\parallel} = -3.0V$  for pulse width less than 10 ns.

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.



## **READ CYCLE SWITCHING CHARACTERISTICS**(1) (Over Operating Range)

|                            |                     | -10  | )   | -1   | 2    | -1:  | 5    | -2   | 0    | -2   | 5    |      |
|----------------------------|---------------------|------|-----|------|------|------|------|------|------|------|------|------|
| Symbol                     | Parameter           | Min. | Max | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| <b>t</b> rc                | Read Cycle Time     | 10   | _   | 12   | _    | 15   | _    | 20   | _    | 25   | _    | ns   |
| taa                        | Address Access Time | _    | 10  | _    | 12   | _    | 15   | _    | 20   | _    | 25   | ns   |
| tона                       | Output Hold Time    | 2    | _   | 2    | _    | 2    | _    | 2    | _    | 2    | _    | ns   |
| tace                       | CE Access Time      | _    | 10  | _    | 12   | _    | 15   | _    | 20   | _    | 25   | ns   |
| <b>t</b> DOE               | OE Access Time      | _    | 5   | _    | 5    | _    | 7    | _    | 8    | _    | 9    | ns   |
| tlzoe <sup>(2)</sup>       | OE to Low-Z Output  | 0    | _   | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns   |
| thzoe <sup>(2)</sup>       | OE to High-Z Output | _    | 5   | _    | 6    | _    | 7    | _    | 9    | _    | 10   | ns   |
| tLZCE <sup>(2)</sup>       | CE to Low-Z Output  | 2    | _   | 3    | _    | 3    | _    | 3    | _    | 3    | _    | ns   |
| thzce <sup>(2)</sup>       | CE to High-Z Output | _    | 5   | _    | 7    | _    | 8    | _    | 9    | _    | 10   | ns   |
| <b>†</b> PU <sup>(3)</sup> | CE to Power-Up      | 0    | _   | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns   |
| <b>t</b> PD <sup>(3)</sup> | CE to Power-Down    | _    | 10  | _    | 12   | _    | 15   | _    | 18   | _    | 20   | ns   |


#### Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

#### **AC TEST CONDITIONS**

| Parameter                 | Unit                |
|---------------------------|---------------------|
| Input Pulse Level         | 0V to 3.0V          |
| Input Rise and Fall Times | 3 ns                |
| Input and Output Timing   | 1.5V                |
| and Reference Levels      |                     |
| Output Load               | See Figures 1 and 2 |

## **AC TEST LOADS**







Figure 2




#### **AC WAVEFORMS**

## **READ CYCLE NO. 1<sup>(1,2)</sup>**



## **READ CYCLE NO. 2**<sup>(1,3)</sup>



#### Notes:

- WE is HIGH for a Read Cycle.
  The device is continuously selected. OE, CE = V<sub>I</sub>L.
  Address is valid prior to or coincident with CE LOW transitions.



## WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)


|                      |                                    | -1   | 0   | -1   | 2    | -1   | 15   | -2   | .0   | -2   | 5    |      |  |
|----------------------|------------------------------------|------|-----|------|------|------|------|------|------|------|------|------|--|
| Symbol               | Parameter                          | Min. | Max | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |  |
| twc                  | Write Cycle Time                   | 10   | _   | 12   | _    | 15   | _    | 20   | _    | 25   | _    | ns   |  |
| tsce                 | CE to Write End                    | 9    | _   | 10   | _    | 10   | _    | 13   | _    | 15   | _    | ns   |  |
| taw                  | Address Setup Time<br>to Write End | 9    | _   | 10   | _    | 12   | _    | 15   | _    | 20   | _    | ns   |  |
| tна                  | Address Hold<br>from Write End     | 0    | _   | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns   |  |
| tsa                  | Address Setup Time                 | 0    | _   | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns   |  |
| tpwe1                | WE Pulse Width (OE LOW)            | 8    | _   | 8    | _    | 10   | _    | 13   | _    | 15   | _    | ns   |  |
| tpwe2                | WE Pulse Width (OE HIGH)           | 6.5  | _   | 7    | _    | 8    | _    | 10   | _    | 12   | _    | ns   |  |
| tsd                  | Data Setup to Write End            | 7    | _   | 7    | _    | 9    | _    | 10   | _    | 12   | _    | ns   |  |
| <b>t</b> HD          | Data Hold from Write End           | 0    | _   | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns   |  |
| thzwe <sup>(2)</sup> | WE LOW to High-Z Output            | _    | 6   | _    | 6    | _    | 7    | _    | 8    | _    | 10   | ns   |  |
| tlzwe <sup>(2)</sup> | WE HIGH to Low-Z Output            | 0    | _   | 0    | _    | 0    | _    | 0    | _    | 0    | _    | ns   |  |

#### Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.


## **AC WAVEFORMS**

## WRITE CYCLE NO. 1 (WE Controlled)(1,2)






## WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



## WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



#### Notes:

- 1. The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if  $\overline{OE} \ge V_{IH}$ .



# ORDERING INFORMATION: IS61C256AH

Commercial Range: 0°C to +70°C

| Speed (ns) | Order Part Number | Package             |
|------------|-------------------|---------------------|
| 10         | IS61C256AH-10N    | 300-mil Plastic DIP |
|            | IS61C256AH-10J    | 300-mil Plastic SOJ |
|            | IS61C256AH-10T    | TSOP (Type 1)       |
| 12         | IS61C256AH-12N    | 300-mil Plastic DIP |
|            | IS61C256AH-12J    | 300-mil Plastic SOJ |
|            | IS61C256AH-12T    | TSOP (Type 1)       |
| 15         | IS61C256AH-15N    | 300-mil Plastic DIP |
|            | IS61C256AH-15J    | 300-mil Plastic SOJ |
|            | IS61C256AH-15T    | TSOP (Type 1)       |
| 20         | IS61C256AH-20N    | 300-mil Plastic DIP |
|            | IS61C256AH-20J    | 300-mil Plastic SOJ |
|            | IS61C256AH-20T    | TSOP (Type 1)       |
| 25         | IS61C256AH-25N    | 300-mil Plastic DIP |
|            | IS61C256AH-25J    | 300-mil Plastic SOJ |
|            | IS61C256AH-25T    | TSOP (Type 1)       |

# ORDERING INFORMATION: IS61C256AH Industrial Range: -40°C to +85°C

| Speed (ns) | Order Part Number                                     | Package   |
|------------|---|---|
| 12         | IS61C256AH-12NI<br>IS61C256AH-12JI<br>IS61C256AH-12TI | 300-mil Plastic DIP<br>300-mil Plastic SOJ<br>TSOP (Type 1) |
| 15         | IS61C256AH-15NI<br>IS61C256AH-15JI<br>IS61C256AH-15TI | 300-mil Plastic DIP<br>300-mil Plastic SOJ<br>TSOP (Type 1) |
| 20         | IS61C256AH-20NI<br>IS61C256AH-20JI<br>IS61C256AH-20TI | 300-mil Plastic DIP<br>300-mil Plastic SOJ<br>TSOP (Type 1) |
| 25         | IS61C256AH-25NI<br>IS61C256AH-25JI<br>IS61C256AH-25TI | 300-mil Plastic DIP<br>300-mil Plastic SOJ<br>TSOP (Type 1) |



# Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774 Fax: (408) 588-0806 E-mail: sales@issi.com

www.issi.com