

Quiz2 Microprocessor

Total points **10/10** ?

Solve all Questions

Email address *

ameythakur@ternaengg.ac.in

Class : TEC B DiV

✗ Name of Student *

AMEY THAKUR

✗

Correct answer

Correct Answer

✗ Roll No *

50

✗

Correct answer

Correct Answer



✓ 1. In max mode, control bus signal So, S1 and S2 are sent out in _____ form

1/1

☐ a) decoded

☒ b) encoded ✓

☐ c) shared

☐ d) unshared

☐ Other:

✓ 2. Instruction providing both segment base and offset address are called _____ 1/1

☐ a) below type

☒ b) far type ✓

☐ c) low type

☐ d) high typee

✓ 3. The ___ bus controller device decodes the signals to produce the control bus signal

1/1

☐ a) internal

☐ b) data

☒ c) external ✓

☐ d) address



✓ 4. Primary function of memory interfacing is that the _____ should be 1/1
able to read from and write into register *

☐ a) multiprocessor

☒ b) microprocessor ✓

☐ c) dual Processor

☐ d) coprocessor

✓ 5. The JS is called as _____

1/1

☒ a) jump the signed bit ✓

☐ b) jump single bit

☐ c) jump simple bit

☐ d) jump signal it

✓ 6. Microprocessor provides signal like ____ to indicate the read operation 1/1

☐ a) IOR

☐ b) MCMW

☒ c) MCMR ✓

☐ d) MCMWR

☐ Other:



✓ 7. Memory is an integral part of a _____ system

1/1

- ☐ a) supercompute
- ☒ b) microcomputer ✓
- ☐ c) mini compute
- ☐ d) mainframe computer

✓ 8. An _____ is used to fetch one address

1/1

- ☒ a) internal decoder ✓
- ☐ b) external decode
- ☐ c) encoder
- ☐ d) register

✓ 9. _____ signal prevent the microprocessor from reading the same data more than one 1/1

- ☐ a) pipelining
- ☒ b) handshaking ✓
- ☐ c) controlling
- ☐ d) signaling



✓ 10. _____ generate interrupt signal to microprocessor and receive acknowledge 1/1

☐ a) priority resolver

☐ b) interrupt request register

☒ c) control logic ✓

☐ d) interrupt register

This form was created inside of Terna.

Google Forms

