Full time ASIC Design Engineer,
Part time gamer,
and sometimes write too.
-
Goodix
- Cairo
- @OooverRated
Block or Report
Block or report AmrMEid
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
AES-128-decryption-using-Verilog
AES-128-decryption-using-Verilog Publicdesigning hardware using Verilog to decrypt AES message and implement the design with less than 3% of zynq FPGA resources in one-lab CU competition
-
Digital-Design-Recap
Digital-Design-Recap PublicA simple Recap for different Digital Design topics from different references and books.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.