Skip to content
View AmrMEid's full-sized avatar
Block or Report

Block or report AmrMEid

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. AES-128-decryption-using-Verilog AES-128-decryption-using-Verilog Public

    designing hardware using Verilog to decrypt AES message and implement the design with less than 3% of zynq FPGA resources in one-lab CU competition

    Verilog 1 1

  2. Digital-Design-Recap Digital-Design-Recap Public

    A simple Recap for different Digital Design topics from different references and books.

    1