

**Analog IC Design****Lab 11 (Mini Project 02)****Fully-Differential Folded Cascode OTA****Intended Learning Objectives**


In this lab you will:

- Learn how to generate and use gm/ID design curves.
- Learn how to design a fully-differential folded-cascode OTA achieving given specifications.
- Learn how to simulate the open-loop characteristics of the fully-differential folded-cascode OTA.
- Learn how to simulate the closed-loop characteristics of the fully-differential folded-cascode OTA.
- Learn how to design the common-mode feedback circuit for the OTA.

**PART 1: gm/ID Design Charts**

Use the following sweep ranges to characterize NMOS and PMOS transistors.

- $W = 10\mu\text{m}$
- $L = 0.2\mu\text{m}:0.2\mu\text{m}:5\mu\text{m} \rightarrow$  **parametric sweep**
- $V_{GS} \approx (V_{TH}-100\text{m}):5\text{m}:(V_{TH}+V_{DD}/3) \rightarrow$  **DC sweep**
- $V_{DS} = V_{DD}/3$



Export simulation results to a csv file then import it in MATLAB.

➔ **Cadence Hint:** In order to save OP point parameters vs DC sweep variable, create an empty text file and write the following statement (without quotes): "save \*:oppoint sigtype=dev". Add this text file in adexl (Setup -> Model Libraries). If you are using SPICE models (e.g., Arizona PTM models) you need to add this statement at the beginning of the text file to switch back to Spectre (without quotes): "simulator lang = spectre".

Plot the following design charts vs  $g_m/I_D$  for both PMOS and NMOS<sup>1</sup>:

- 1)  $g_m \cdot r_o$
- 2)  $I_D/W$
- 3)  $g_m/C_{gg}$
- 4)  $V_{GS}$

## PART 2: OTA Design

Design a fully-differential folded cascode OTA with capacitive feedback that meets the specifications below.

The current consumed in the biasing branches (current mirrors) is not included in the specifications.

Technology	0.13 $\mu$ m	0.18 $\mu$ m
Supply voltage	1.2V	1.8V
Closed loop gain	2	2
Phase margin	$\geq 70^\circ$	$\geq 70^\circ$
OTA current	$\leq 80\mu A$	$\leq 80\mu A$
CMFB circuit current	$\leq 40\mu A$	$\leq 40\mu A$
CM input range – low	$\leq 0$	$\leq 0$
CM input range – high	$\geq 0.6V$	$\geq 1.1V$
Differential output swing	0.6V <sub>pk-to-pk</sub>	1.2V <sub>pk-to-pk</sub>
Load	1pF	1pF
DC Loop gain	50dB	60dB
Closed loop bandwidth	10MHz	10MHz

Note: The DC loop gain and closed loop bandwidth specs may be difficult to include (precisely) in the initial hand analysis. After following the suggested design procedure, you may tune the circuit on the simulator (while taking trade-offs into account) to achieve these specs.

---

<sup>1</sup> While viewing MATLAB figure, use “View -> Plot Browser” to view the legend and enable or disable curves. While using the data cursor, right click on the cursor and select “SelectionStyle -> Mouse Position”.



- For the cascode transistors use moderate L and bias them in MI or WI, e.g.,  $L = 0.5\mu\text{m}$  and  $g_m/I_D = 15$ . These transistors do not contribute significant offset and noise, so they don't need to be large. A large  $g_m$  helps the gain and doesn't increase the noise.
- These assumptions greatly simplify the design process and can be later tuned in simulations (taking the trade-offs matrix into consideration) to achieve exact specifications.


4) From the assumed L and  $g_m/I_D$  ( $V^*$ ), use the charts to find the sizing (W) of all transistors.

5) From the assumed  $V^*$ , select suitable biasing for the cascode transistors (VCASCP and VCASCN).

Hint: Set  $VCASCN \approx V_{GSN} + V^*$  and  $VCASCP \approx V_{DD} - |V_{GSP}| - V^*$

## PART 3: Open-Loop OTA Simulation (Behavioral CMFB)

We will start with a behavioral CMFB network similar to the one shown below. We use ideal buffers to avoid loading the OTA output with the CM sensing resistors. Note that we don't need high gain in the CMFB loop (why?); thus, we use a gain = 1 in the error amplifier. We use dummy pins in the behavioral CMFB circuit to be "pin-accurate" with the actual CMFB circuit we will use later.



Create a testbench similar to the one shown below.





- Note that we select the non-inverting error amplifier output to maintain -ve feedback in the CMFB loop.

Use hierarchy editor to change the model of the CMFB circuit to use the actual circuit instead of the behavioral one.


**Report the following:**

- 1) Schematic of the OTA and CMFB circuit with DC node voltages and transistors OP parameters ( $i_d$ ,  $v_{gs}$ ,  $v_{ds}$ ,  $v_{dsat}$ ,  $v_{th}$ ,  $g_m$ ,  $g_{ds}$ , region) clearly annotated.
  - Set VICM at the middle of the CMIR.
  - What is the CM level at the OTA output? Why?
  - What are the differential input and output voltages of the error amplifier? What is the relation between them?
- 2) Diff small signal ccs:
  - Use AC analysis (1Hz:10Gz, logarithmic, 10 points/decade).
  - Set VIDAC = 1 and VICMAC = 0.
  - Set VICM at the middle of the CMIR.
  - Plot diff gain (magnitude in dB and phase) vs frequency.
  - Calculate circuit parameters (DC gain, BW, GBW, UGF, and PM).

## PART 5: Closed Loop Simulation (AC and STB Analysis)

Create a new testbench with the OTA connected in closed-loop feedback configuration using capacitive feedback as shown below. Note that the CM DC level provided before the input balun is useless because it is blocked by the capacitor.

Note that we use two baluns at the output in order to allow stability analysis. We divide the output to diff and CM and break the diff/CM loops by 0V dc sources, then we combine them again to VOUTN and VOUTP to close the feedback loop. We use a 2pF input capacitance and 1pF feedback capacitance to provide a closed loop gain = 2. Note that you need to connect VOUTN to VINP and VOUTP to VINN to maintain negative feedback. We use large resistors across the feedback capacitance to close the loop in DC. This will set  $V_{icm} = V_{ocm}$ .



➔ Cadence Hint: Instead of using two baluns at output, you can use diffstbprobe (or cmdmprobe in older versions) to simulate LG of differential and CM loops.

### Report the following:

- 1) Schematic of the OTA and the CMFB circuit with DC OP point clearly annotated in closed-loop configuration.
  - What is the CM level at the OTA output? Why?
  - What is the CM level at the OTA input? Why?
- 2) Differential closed-loop response:
  - Use AC analysis (1Hz:10Gz, logarithmic, 10 points/decade).
  - Set VIDAC = 1 and VICMAC = 0.
  - Plot VODIFF vs frequency
  - Use Measures or cursors to calculate circuit parameters (DC gain, CL BW, CL GBW)
- 3) Differential and CMFB loops stability (STB analysis):
  - Run STB analysis (in addition to AC analysis 1Hz:10Gz, logarithmic, 10 points/decade) **two times**: first using the 0V source in the diff path, and second using the 0V source in the CM path.
  - Plot loop gain in dB and phase vs frequency for the two simulations overlaid.
  - Compare GBW and PM of diff and CM loops. Comment.
  - Compare DC LG and GBW of the diff loop with those obtained from open-loop simulation. Comment

## PART 6: Closed Loop Simulation (Transient Analysis)

Use the same testbench as in Part 5, but change diff and CM input sources as explained below.

### Report the following:

- 1) Differential and CMFB loops stability (transient analysis):



- Apply a differential input pulse (initial value = 0, pulse value = 100mV, delay = 1us, period = 2us, pulse width = 1us, rise = fall = 10ns).
- Run transient analysis for 3us with 10ns max step.
- Plot the transient signals at VINP, VINN, VOUTP, VOUTN, and VOCM overlaid in the same figure.
- Do you notice any differential/CM ringing? Are both loops stable with adequate PM?
- Set differential input to zero and apply the same previous pulse at the balun CM input.
- Run transient analysis for 3us to test the fully differential capacitive amplifier stability.
- Plot the transient signals at VINP, VINN, VOUTP, VOUTN, and VOCM overlaid in the same figure.
- Do you notice any differential/CM ringing? Are both loops stable with adequate PM?

## 2) Output swing:

- Apply a differential sinusoidal input with freq = 100kHz and amplitude = 150mV.
- Run transient analysis for three periods (30us) with 0.1us max time step.
- Plot the transient signals at VINP, VINN, VOUTP, VOUTN, and VOCM overlaid in the same figure.
- Plot the transient signals at VIDIFF and VODIFF overlaid in the same figure.
- Calculate the diff input and output peak-to-peak swings and the closed loop gain.

## Lab Summary

- In Part 1 you learned:
  - How to generate and use gm/ID design curves.
- In Part 2 you learned:
  - How to design a fully-differential folded cascode OTA meeting desired specifications.
- In Part 3 you learned:
  - How to set the CM output voltage of a fully-differential OTA with an ideal CMFB circuit.
  - How to simulate the small-signal differential characteristics of a fully-differential folded cascode OTA in open-loop configuration with an ideal CMFB circuit.
- In Part 4 you learned:
  - How to design a CMFB circuit.
  - How to set the CM output voltage of a fully-differential OTA with an actual CMFB circuit.
  - How to simulate the small-signal differential characteristics of a fully-differential folded cascode OTA in open-loop configuration with a real CMFB circuit.
- In Part 5 you learned:
  - How to simulate the small-signal differential gain of a fully-differential folded cascode OTA in closed-loop configuration with a real CMFB circuit.
  - How to simulate the stability of both the main OTA loop and the CMFB loop of a fully-differential folded cascode OTA in closed-loop configuration.
- In Part 6 you learned:
  - How to simulate the stability of both the main OTA loop and the CMFB loop of a fully-differential folded cascode OTA using transient simulation.
  - How to simulate the output swing of both the main OTA loop and the CMFB loop of a fully-differential folded cascode OTA using transient simulation.

# Acknowledgements

Thanks to all who contributed to these labs. Special thanks to Dr. Sameh A. Ibrahim for reviewing and editing the labs. If you find any errors or have suggestions concerning these labs, contact [Hesham.omran@eng.asu.edu.eg](mailto:Hesham.omran@eng.asu.edu.eg).