## **CMOS Analog IC Design**

Course Duration: 90 hours (45 hours lectures + 45 hours labs)

CAD Tools: Full-custom design tools from any major EDA vendor (Cadence, Synopsys, Mentor)

Instructor: Dr. Hesham Omran (Email: hesham.omran@eng.asu.edu.eg)

### **Course Prerequisites:**

• Basic undergraduate mathematics: complex numbers, basic differentiation and integration, etc.

- Basic undergraduate circuit analysis course: resistors, capacitors, inductors, Ohm's law, KVL, KCL, nodal analysis, mesh analysis, superposition, Norton and Thevenin equivalents, simple RC circuits.
- Basic undergraduate semiconductor physics course: doping, n-type and p-type semiconductors, holes, electrons, diffusion and drift currents, pn-junction operation and models.
- Basic undergraduate electronic circuits course: transistor models, dc biasing, small signal analysis, basic amplifiers (common-source, common-gate, common-drain), op-amp applications (inverting amplifier, non-inverting amplifier, integrator, differentiator, etc.).

## **Course Description:**

- This course covers core topics in analog IC design, and prepares the student for real-life design of complex analog/mixed-signal blocks. The course focuses on CMOS circuits because CMOS is the prevalent technology in the integrated circuits market. Both analysis and design are covered in this course.
- The course contains a strong hands-on component. Each training day is composed of lectures and labs. During the labs, the students will be trained to use industry-standard CAD tools to analyze and design analog CMOS circuits.
- The course applies modern teaching methods such as the flipped classroom model and interactive
  discussions. You will be challenged with interview questions and you will be given practical tips and
  hints. Your progress will be continuously assessed using daily quizzes and you will be given real
  feedback on your work.
- This course fills the following gaps in conventional undergraduate/graduate courses:
  - 1. Focusing on analysis by inspection skills and developing the "designer's intuition" which is necessary to be a real designer
  - 2. Verifying hand-analysis and theoretical concepts using extensive circuit simulations
  - 3. Using industry standard CAD tools to design and verify analog CMOS circuits
  - 4. Design of analog CMOS circuits to achieve required specifications using state-of-the-art design methodologies

#### **Course Resources:**

- Lecture videos (part 1)
- <u>Lecture videos (part 2)</u>
- <u>Lecture slides</u>
- Labs (Cadence)
- Labs (Mentor)
- MaharaTech MOOC (part 1)
- MaharaTech MOOC (part 2)

# **Course Plan:**

Day	Lecture (3h/day)	Lab (3h/day)
2	Lecture 01: Introduction     Lecture 02: Circuits and systems review     Lecture 03: Semiconductors review     Lecture 04: MOSFET large signal model	<ul> <li>Lab 01 (Part 1): Basic simulations of RC circuit         Transient simulation, AC simulation, pole-zero simulation, parametric sweeps, calculator and expressions     </li> <li>Lab 01 (Part 2): MOSFET long channel and short</li> </ul>
	Lecture 05: MOSFET small signal model	channel characteristics DC sweeps, ID-VGS, gm-VGS, ID-VDS, gm and gds in triode and saturation
3	<ul> <li>Lecture 06: Single-stage CMOS amplifiers</li> <li>Lecture 07: Cascode amplifiers</li> </ul>	Lab 02: Common-source amplifier     Creating design charts, OP simulation, gain non-linearity, maximum attainable gain, gain linearization
4	• Lecture 08: Frequency response (1) • Lecture 09: Frequency response (2)	Lab 03: Cascode amplifier  Cascode with active load, cascode with resistive load, effect of cascode on gain, BW, and GBW
5	Lecture 10: Current mirrors	Lab 04: Frequency response of CD buffer Complex poles, frequency-domain peaking, time-domain ringing, inductive rise
6	Lecture 11: Differential amplifier	Lab 05: Current mirrors  Simple current mirror, cascode current mirror, wide-swing (low-compliance) current mirror
7	Lecture 12: Five-transistor OTA     Lecture 13: Gm/ID design     methodology	• Lab 06: Differential amplifier Differential gain, common-mode gain, CMRR, common-mode input range, large signal operation
8	Lecture 14: OTA design example	• Lab 07: OTA design
9	Lecture 15: Negative feedback	Gm/ID design charts, design procedure of five- transistor OTA, open-loop simulation, closed-loop simulation
10	Lecture 16: OTA stability and compensation	• Lab 08: Negative feedback Behavioral modeling, hierarchy editor, effect of feedback on gain/BW/GBW, open-loop gain, closed-loop gain, loop-gain, gain desensitization
11	<ul><li>Lecture 17: Noise (1)</li><li>Lecture 18: Noise (2)</li></ul>	• Lab 09 (Mini Project 01): Two-stage Miller OTA Design procedure of two-stage Miller OTA,
12	Lecture 19: OTA topologies	frequency compensation, RHP zero, verification
13	Lecture 20: Common-mode feedback (CMFB)	Lab 10: Noise simulation     AC noise simulation, transient noise simulation, noise in five-transistor OTA
14	<ul> <li>Lecture 21: Slew rate and PSRR</li> <li>Lecture 22: Variability and mismatch</li> </ul>	Lab 11 (Mini Project 02): Fully differential folded cascode OTA  Design of folded cascode OTA with capacitive
15	Lecture 23: Biasing and references	feedback, behavioral and actual CMFB network