


Title		
Size	Number	Revision
A		
Date:	8/17/2015	Sheet of
File:	B:\micromodules\...\POWER.SchDoc	Drawn By:



Title: TE0722		
A4	Nummer: 2	Rev. 01
Datum: 07.11.2014	Zeichner: Trenz Electronic GmbH	Blatt 2 von 8
Filename: FPGA_B34.SchDoc		

U1B


<b>BANK 35</b>	IO_L1P_T0_AD0P_35	F12	<b>B35_L1_P</b>
	IO_L1N_T0_AD0N_35	F13	<b>B35_L1_N</b>
	IO_L2P_T0_AD8P_35	F11	<b>B35_L2_P</b>
	IO_L2N_T0_AD8N_35	F12	<b>B35_L2_N</b>
	IO_L3P_T0_DQS_AD1P_35	F13	<b>B35_L3_P</b>
	IO_L3N_T0_DQS_AD1N_35	F14	<b>B35_L3_N</b>
	IO_L5P_T0_AD9P_35	G15	<b>B35_L5_P</b>
	IO_L5N_T0_AD9N_35	F15	<b>B35_L5_N</b>

XC7Z010-1CLG225C

U1E

D4	PS_DDR_DQ0_502	PS_DDR_CKP_502	N3
A2	PS_DDR_DQ1_502	PS_DDR_CKN_502	N2
C4	PS_DDR_DQ2_502	PS_DDR_CKE_502	L3
C1	PS_DDR_DQ3_502		
B4	PS_DDR_DQ4_502	PS_DDR_CS_B_502	R2
A4	PS_DDR_DQ5_502	PS_DDR_RAS_B_502	R6
C3	PS_DDR_DQ6_502	PS_DDR_CAS_B_502	R5
A3	PS_DDR_DQ7_502	PS_DDR_WE_B_502	R3
E1	PS_DDR_DQ8_502		
D1	PS_DDR_DQ9_502	PS_DDR_BA0_502	M6
E2	PS_DDR_DQ10_502	PS_DDR_BA1_502	R1
E3	PS_DDR_DQ11_502	PS_DDR_BA2_502	N6
F3	PS_DDR_DQ12_502		
G1	PS_DDR_DQ13_502	PS_DDR_A0_502	P1
H1	PS_DDR_DQ14_502	PS_DDR_A1_502	N1
H2	PS_DDR_DQ15_502	PS_DDR_A2_502	M1
B1	PS_DDR_DM0_502	PS_DDR_A3_502	M4
D3	PS_DDR_DM1_502	PS_DDR_A4_502	P3
C2	PS_DDR_DQS_P0_502	PS_DDR_A5_502	P4
B2	PS_DDR_DQS_N0_502	PS_DDR_A6_502	P5
G2	PS_DDR_DQS_P1_502	PS_DDR_A7_502	M5
F2	PS_DDR_DQS_N1_502	PS_DDR_A8_502	P6
		PS_DDR_A9_502	N4
		PS_DDR_A10_502	J1
		PS_DDR_A11_502	L2
		PS_DDR_A12_502	M2
H3	PS_DDR_VRP_502	PS_DDR_A13_502	K2
J3	PS_DDR_VRN_502	PS_DDR_A14_502	K1
			K3
F4	PS_DDR_VREF0_502	PS_DDR_ODT_502	L4
		PS_DDR_DRST_B_502	

XC7Z010-1CLG225C




	Title: <b>TE0722</b>		
	A4	Nummer: <b>3</b>	Rev. <b>01</b>
	Datum: <b>07.11.2014</b>	Zeichner: <b>Trenz Electronic GmbH</b>	Blatt <b>3</b> von <b>8</b>
	Filename: <b>FPGA_B35.SchDoc</b>		

A


B

C

D



XC7Z010-1CLG225C



QSPI


SPI-CS  
SPI-SCK  
SPI-DQ0/M0  
SPI-DQ3/M3  
SPI-DQ2/M2  
SPI-DQ1/M1

MIO28  
MIO29  
MIO30  
MIO31  
MIO32  
MIO33

MIO7  
MIO8  
MIO9  
MIO10  
MIO11  
MIO12  
MIO13  
MIO14  
MIO15

MIO1

MIO34  
MIO35  
MIO36  
MIO37  
MIO38  
MIO39  
MIO48  
MIO49  
MIO52  
MIO53



Title:

TE0722

A4

Nummer:

4

Rev.

01

Datum: 07.11.2014

Zeichner: Trenz Electronic GmbH

Blatt 4 von 8

Filename:


FPGA\_MIO.SchDoc


A

B

C

D



	Title: TE0722		
	A4	Nummer: 6	Rev. 01
	Datum: 07.11.2014	Zeichner: Trenz Electronic GmbH	Blatt 6 von 8
	Filename: FPGA_PWR.SchDoc		

1

2

3

4

A

A

B

B


C

C


D

D

U\_TE0722  
TE0722.SchDoc



Hardware released under CERN OHL version 1.2  
<http://www.ohwr.org/projects/cernohl/wiki>

		Title: TE0722	
		A4	Number: 7 TE0722-01-FULL
Date: 07.11.2014		Copyright: Trenz Electronic GmbH	Rev. 01
Filename:		Page7 of 8 SoftPropeller_V1_40P14.SchDoc	

1

2

3

4

1

2

3

4

A

B

C

D

U\_POWER  
POWER.SchDoc








U\_FPGA\_B34  
FPGA\_B34.SchDoc

U\_FPGA\_B35  
FPGA\_B35.SchDoc

U\_FPGA\_MIO  
FPGA\_MIO.SchDoc

U\_FPGA\_RAM  
FPGA\_RAM.SchDoc

U\_FPGA\_PWR  
FPGA\_PWR.SchDoc



Title: TE0722		
A4	Number: 8 TE0722-01-FULL	Rev. 01
Date: 07.11.2014	Copyright: Trenz Electronic GmbH	Page8 of 8
Filename: TE0722.SchDoc		

1

2

3

4