An elevator circuit designed and implemented in Verilog for my Logic Circuits course Final Project
Arashhs/Logic-Circuits-Course-Final-Project-Verilog
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
An elevator circuit designed and implemented in Verilog for my Logic Circuits course Final Project
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published