Join GitHub today
GitHub is home to over 28 million developers working together to host and review code, manage projects, and build software together.Sign up
A Verilog HDL model of the MOS 6502 CPU http://ladybug.xs4all.nl/arlet/fpga/6…
Fetching latest commit…
Cannot retrieve the latest commit at this time.
|Failed to load latest commit information.|
A Verilog HDL version of the old MOS 6502 CPU. Note: the 6502 core assumes a synchronous memory. This means that valid data (DI) is expected on the cycle *after* valid address. This allows direct connection to (Xilinx) block RAMs. When using asynchronous memory, I suggest registering the address/control lines for glitchless output signals. Have fun.