Skip to content

Arlet/verilog-6502

master
Switch branches/tags

Name already in use

A tag already exists with the provided branch name. Many Git commands accept both tag and branch names, so creating this branch may cause unexpected behavior. Are you sure you want to create this branch?
Code

Files

Permalink
Failed to load latest commit information.
Type
Name
Latest commit message
Commit time
 
 
 
 
 
 

A Verilog HDL version of the old MOS 6502 CPU.

Note: the 6502 core assumes a synchronous memory. This means that valid data (DI) is expected on the cycle after valid address. This allows direct connection to (Xilinx) block RAMs. When using asynchronous memory, I suggest registering the address/control lines for glitchless output signals.

Also check out my new 65C02 project which is a complete rewrite, and aims to improve readability as well as performance.

Have fun.

About

A Verilog HDL model of the MOS 6502 CPU

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published