Application Note

Ayla Pin Mapping for

Murata CMWC1ZZABR Wi-Fi Module

Version: 1

Date Released: November 10, 2015

Document Number: AY006ACM0-1

TABLE OF CONTENTS

Revision History

Revision	Date	Author	Change Description
1	2015/Nov/10	PGandhi/LBoling	Initial document

Ayla Networks

1. Introduction

This document describes the pin mapping for the Ayla Enabled Module.

1.1. Audience

This document is intended for module manufacturers who want to configure Ayla Devices.

1.2. Related Documentation

- Ayla Module/MCU Interface Specification.

- Setup for Murata CMWC1ZZABR Wi-Fi Module (AY006UCM0)

1.3. Customer Support

Support and customer documentation is located at http://support.aylanetworks.com

2. Signal pin-outs

The pin mapping for the Ayla Enabled Module and the associated CMWC1ZZABR module pin names, pin numbers are shown below in Table 1.

Ayla Signal Name	MW300 Pin Name	Murata CMWC1ZZABR Module Pin	I/O	Description
UART_TX	GPIO_48	UART2_TX	O	UART Transmit
UART_RX	GPIO_49	UART2_RX	I	UART Receive
UART_CTS	GPIO_46	UART2_CTS_N	I	UART CTS
UART_RTS	GPIO_47	UART2_RTS_N	O	UART RTS
READY_N	GPIO_43	GPIO_43	O	Module Initialized
RESET_N	RESETN	RESET_N	I/O	Module Reset
LINK_N	GPIO_39	GPIO_39	O	ADS Link Status
VDD	VDD	VDD_3V3	PI	DC supply for Module
GND	GND	GND_6, GND_9, GND_12, GND_20, GND_29, GND_32	-	Ground

2.1. Additional pins

Some of the additional pins on the Murata CMWC1ZZABR module required for normal operation are listed below in Table 2.

Marvell MW300 Pin Name	Murata CMWC1ZZABR Module Pin	I/O	Description
32KHz_CLK_IN	32KHZ_CLKIN	I	32KHz CLK Input

3. Programming pins

The pins on the CMWC1ZZABR module required to program and update the firmware are listed below in Table 3. These pins are optional and required only to provide the ability to perform firmware download to the module.

Marvell MW300 Pin Name	Murata CMWC1ZZABR Module Pin
UART_TX	UART0_TX
UART_RX	UART0_RX
JTAG TDO	TDO
JTAG TCK	TCK
JTAG TMS	TMS
JTAG TDI	TDI
JTAG TRST	TRST_N

4. Programming header

The pins required to flash and update the module along with the recommended header configuration is shown in Figure 1.

RESETN	1	2	VDD
JTAG TMS	3	4	UART_RX
GND	5	6	UART_TX
JTAG CLK	7	8	GND