# Dovetail移植:

# RISC-V与LoongArch实践

- 山宇轩


# 目录

- 一. 背景介绍
- 二. 移植方法及步骤
- 三. 测试结果展示
- 四. 未来计划
- 五. 致谢及提问

背景介绍

# 双内核架构与Dovetail


- 双内核操作系统,一般由实时内核,和通用内核组成。实 时内核用于处理需要超低延迟与有非常严格响应时间限制 的任务。
- 中断虚拟化组件Dovetail通过接管所有的中断,引入带内 (inband),带外(out of band)与一个两级中断流水线的概念 来保证带外高实时需求的中断总是能抢占带内功能内核的 执行来保证实时性。
- 除中断与异常外,Dovetail还引入了一套alternate scheduling机制,提供了实时核心控制Linux tasks调度器的能力。




Real-time: robot control


#### **Scenarios**







Generality: Al large model tasks



#### Scenario 1: Complication of satellite mission/payload tasks

#### **Satellite Internet**



#### **Satellite constellations**




## **Complication of satellite missions**

Satellite hardware heterogeneity, functions are configured, controlled and operated through software;

There are underutilized computing and storage resources between multiple payloads of satellites;

The Star Computer/Payload Control Unit has to handle both traditional real-time tasks and general-purpose tasks.

Solar sail panels





# **Generalization of satellite missions**

Satellites face various generalized tasks such as communication, navigation and positioning, earth observation, scientific experiments, emergency response, and resource exploration.



#### Scenario 2: 5G base stations share computing resources





# BBU (Base band Unite)

Function: Add packet protocol header; Attributes: real-time tasks, requiring hard real-time; Hardware: white-box BBU (50% idle resources);


# User-specific task loads

Function: User Defined;
 Attributes: General tasks, no real-time requirements;
 Hardware: COTS architecture can be satisfied;


The BBU white-box unit processes both real-time and general-purpose tasks to improve resource utilization[1]

[1] Foukas, Xenofon, and Bozidar Radunovic. "Concordia: Teaching the 5G vRAN to share compute." Proceedings of the 2021 ACM SIGCOMM 2021 Conference. 2021.


#### **Scenario 3: Embodied intelligent robots**



There are already dualkernel architecture robots.




The ROS system enhances real-time performance with Xenomai



Real-time enhanced robot DRC-HUBO+ architecture (published in TRO)

# 移植Dovetail的主要组成部分

- 虚拟中断层
  - 1. 硬件中断状态位设置
  - 2. 带外IPI中断的实现
  - 3. 带内关于原子操作的部分还是要屏蔽中断,需要特殊处理
  - 4. 对于切换进程地址空间的switch\_mm()等 =>需要关闭硬件中断
- 中断流水线
  - 1. 中断入口与异常处理需要接入中断流水线的控制逻辑




# 中断的类型:

• External Interrupt

• Software Interrupt, e.g. IPI

Timer Interrupt

Exception




移植方法及步骤

## 中断流水线

修改CPU架构对应的中断入口,接入Dovetail中断流水线的逻辑,相比于原来直接调用中断处理函数,带内中断会被Dovetail记录下来,直到带外的中断都处理完了才会处理带内的中断事件。

中断从带外流向带内,通过一个两阶段的流水线保证中断执行的序列化,与虚拟中断层共同保证带外中断的响应速度



# 中断的类型:

External Interrupt

• Software Interrupt, e.g. IPI


• Timer Interrupt

• Exception

ARM64	RISC-V
<pre>Original enum ipi_msg_type {     IPI_RESCHEDULE,</pre>	Original enum ipi_message_type {     IPI_RESCHEDULE,
With OOB	With OOB
<ul> <li>Send ipi message         <ul> <li>Use PER_CPU to multiplexed over SGIO</li> <li>Use SGI1 – 3 for OOB IPIs</li> </ul> </li> <li>Handle ipi message         <ul> <li>Bitwise Decoding for inband</li> <li>One SGI per ipi type</li> </ul> </li> </ul>	<ul> <li>Send ipi message         <ul> <li>Do not need multiplexed</li> </ul> </li> <li>Handle ipi message         <ul> <li>Do not need bitwise decoding</li> <li>Just need add:</li> </ul> </li> <li>#define TIMER_OOB_IPI (ipi_virq_base + OOB_IPI_OFFSET)</li> <li>#define RESCHEDULE_OOB_IPI (TIMER_OOB_IPI + 1)</li> <li>#define CALL_FUNCTION_OOB_IPI (RESCHEDULE_OOB_IPI + 1)</li> </ul>

#### Exception 中断的类型: **Event External Interrupt** exception table exception type Software Interrupt, e.g. IPI Timer Interrupt exception Exception handler asmlinkage \_\_visible \_\_trap\_section void name(struct pt\_regs \*regs) notify the R core to handle irgentry enter from user mode(regs); mark\_trap\_entry the trap if mark\_trap\_entry(regs->cause, regs); needed mark\_trap\_exit(regs->cause, regs); irgentry exit to user mode(regs); irqentry\_state\_t state = irqentry\_nmi\_enter(regs); mark\_trap\_entry(regs->cause, regs); real handler do\_trap\_error(regs, signo, code, regs->epc, mark\_trap\_exit(regs->cause, regs); irqentry\_nmi\_exit(regs, state); notify the R core to exit the trap if needed mark\_trap\_exit DO ERROR INFO(do trap unknown, SIGILL, ILL ILLTRP, "unknown exception"); DO ERROR INFO(do trap insn misaligned, SIGBUS, BUS ADRALN, "instruction address misaligned"); DO\_ERROR\_INFO(do\_trap\_insn\_fault, SIGSEGV, SEGV\_ACCERR, "instruction access fault");

# 虚拟中断层




# 虚拟中断层

- We have pipelined interrupt & exception handler now
- But for the irqflags operation in common tasks
  - Disable the interrupt
  - Uncontrollable critical section
  - Real-time task can not response in a bounded time

generic code		arch specific code
local_irq_enable	^	arch_local_irq_ebable
local_irq_disable	^	arch_local_irq_disable
local_irq_save	^	arch_local_irq_save
local_irq_restore	->	arch_local_irq_restore

# 虚拟中断层

- 修改CPU状态位架构相关的函数被替换为设置虚拟中断层的实现
- 真正修改CPU状态位的函数由另一组函数继承
- 避免了在inband状态的Linux关闭硬件中断导致不可预测的延迟




# Atomic operations

#### Why we need to port Atomic operations?

Some architectures(e.g. arm under SMP) use interrupt to implement the atomic operations

- Used arch\_local\_irq\_ebable in the macro
- Replace arch\_local\_irq\_xxx functions with hard\_local\_irq\_xxx to make atomic operations correctly



可以在单核模式通过所有测试正常启动

测试结果及展示

#### IRQ pipeline tests

```
[ 1.181544] Starting IRQ pipeline tests...
[ 1.181646] IRQ pipeline: high-priority torture stage added.
[ 1.182066] irq_pipeline-torture: CPU0 initiates stop_machine()
[ 1.182424] irq_pipeline-torture: CPU0 calls function on remote(s)
[ 1.183733] CPU0: proxy tick device registered (100.00MHz)
[ 1.184448] irq_pipeline-torture: CPU0: irq_work handled
[ 1.185419] irq_pipeline-torture: CPU0: in-band->in-band irq_work trigger works
[ 1.185704] irq_pipeline-torture: CPU0: stage escalation request works
[ 1.186150] irq_pipeline-torture: CPU0: irq_work handled
[ 1.186150] irq_pipeline-torture: CPU0: oob->in-band irq_work trigger works
[ 2.208956] CPU0: proxy tick device unregistered
[ 2.210694] IRQ pipeline: torture stage removed.
[ 2.210884] IRQ pipeline tests OK.
```

未来计划

- A better documentation for porting Dovetail onto new architecture
- Support EVL core on RISC-V & LoongArch
- Support EVL core on real hardware
  - RISC-V: starfive-visionfive2
  - LoongArch: 3A6000
- Build a EtherCAT demo on starfive-visionfive2 & 3A6000 with SV630 + MS1H4

# Thanks Q&A